FPGA Implementation of kNN Classifier Based on Wavelet Transform and Partial Distance Search
A novel algorithm for field programmable gate array (FPGA) realization of kNN classifier is presented in this paper. The algorithm identifies first k closest vectors in the design set of a kNN classifier for each input vector by performing the partial distance search (PDS) in the wavelet domain. It employs subspace search, bitplane reduction and multiple-coefficient accumulation techniques for the effective reduction of the area complexity and computation latency. The proposed implementation has been embedded in a softcore CPU for physical performance measurement. Experimental results show that the implementation provides a cost-effective solution to the FPGA realization of kNN classification systems where both high throughput and low area cost are desired.
KeywordsFPGA Implementation Partial Distance Search Image Processing Pattern Recognition Nonparametric Classification
Unable to display preview. Download preview PDF.
- 4.Mcnames, J.: Rotated Partial Distance Search for Faster Vector Quantization Encoding. IEEE Signal Processing Letters, 244–246 (2000)Google Scholar
- 8.Stratix Device Handbook (2005), http://www.altera.com/literature/lit-stx.jsp
- 9.Custom Instructions for NIOS Embedded Processors, Application Notes 188 (2002), http://www.altera.com/literature/lit-nio.jsp