Advertisement

Modelling and Synthesis of Configuration Controllers for Dynamically Reconfigurable Logic Systems Using the DCS CAD Framework

  • David Robinson
  • Patrick Lysaght
Part of the Lecture Notes in Computer Science book series (LNCS, volume 1673)

Abstract

The overheads contributed to a dynamically reconfigurable logic (DRL) design by its configuration controller can be prohibitive. Not only are the resource requirements and execution delays of the dynamic design adversely effected, but the time to redesign and test a configuration controller for every design iteration can be significant. We present a generic model of a configuration controller. The model is sufficiently complex to be useful in many design scenarios, and is customisable via parameterisation and user defined blocks. A new tool, DCSConfig, has been created within the DCS CAD framework to provide partial automation of configuration controller design. The new CAD tool provides initial estimates of latency and complexity overheads. VHDL models of the configuration controller for a particular dynamic design are produced for simulation and hardware synthesis.

Keywords

Central Controller Dynamic Task Configuration Data Output Queue Memory Management Unit 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. 1.
    Wirthlin, M.J., Hutchings, B.: Improving Functional Density Through Run-Time Constant Propagation. In: ACM/SIGDA International Symposium on FPGAs, pp. 86–92 (1997)Google Scholar
  2. 2.
    Lysaght, P., McGregor, G., Stockwood, J.: Configuration Controller Synthesis for Dynamically Reconfigurable Systems. In: IEE Colloquium on Hardware - Software Cosynthesis for Reconfigurable Systems, HP Labs, Bristol, UK (February 1996)Google Scholar
  3. 3.
    Shirazi, N., Luk, W., Cheung, P.Y.K.: Run-Time Management of Dynamically Reconfigurable Designs. In: Hartenstein, R., Keevallik, A. (eds.) Field Programmable Logic and Applications, Tallinn, Estonia, September 1998, pp. 59–68 (1998)Google Scholar
  4. 4.
    Robinson, D., Lysaght, P., McGregor, G.: New CAD Framework Extends Simulation of Dynamically Reconfigurable Logic. In: Hartenstein, R., Keevallik, A. (eds.) Field Programmable Logic and Applications, Tallinn, Estonia, September 1998, pp. 1–8 (1998)Google Scholar
  5. 5.
    Lysaght, P.: Towards an Expert System for a priori Estimation of Reconfiguration Latency in Dynamically Reconfigurable Logic. In: Luk, W., Cheung, P., Glesner, M. (eds.) Field Programmable Logic and Applications, September 1997, pp. 183–192 (1997)Google Scholar
  6. 6.
    Lysaght, P., Stockwood, J.: A Simulation Tool for Dynamically Reconfigurable Field Programmable Gate Arrays. IEEE Transactions on VLSI Systems 4(3), 381–390 (1996)CrossRefGoogle Scholar
  7. 7.
    Brebner, G.: A virtual hardware operating system for the Xilinx XC6200. In: Hartenstein, R.W., Glesner, M. (eds.) Field-Programmable Logic and Applications, Darmstadt, September 1996, pp. 327–336 (1996)Google Scholar
  8. 8.
    Diessel, O., ElGindy, H.: Run-time compaction of FPGA designs. In: Luk, W., Cheung, P., Glesner, M. (eds.) Field-Programmable Logic and Applications, September 1997, pp. 131–140 (1997)Google Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 1999

Authors and Affiliations

  • David Robinson
    • 1
  • Patrick Lysaght
    • 1
  1. 1.Dept. Electronic and Electrical EngineeringUniversity of StrathclydeGlasgowUnited Kingdom

Personalised recommendations