Advertisement

On Tool Integration in High-Performance FPGA Design Flows

  • Andreas Koch
Conference paper
Part of the Lecture Notes in Computer Science book series (LNCS, volume 1673)

Abstract

High-performance design flows for FPGAs often rely on module generators to counter coarse logic-block granularity and limited routing resources, However, the very flexibility of current generator systems complicates their integration and automatic use in the entire tool flow. As a solution to these problems, we have introduced FLAME, a common model to express generator capabilities and module characteristics to clients such as synthesis and floorplanning tools. By offering a unified view of heterogeneous generator libraries, FLAME allows the seamless and efficient use of flexible generation techniques in automatic compilation flows targeting configurable hardware.

Keywords

Compaction Harness Napa 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. 1.
    Xilinx Inc., X-BLOX Reference. EDA tool documentation, San Jose, CA (1995)Google Scholar
  2. 2.
    Dittmer, J., Sadewasser, H.: Parametrisierbare Modulgeneratoren für die FPGA-Familie Xilinx XC4000, Diploma thesis, Tech. Univ. Braunschweig, Germany (1995)Google Scholar
  3. 3.
    Chu, M., Weaver, N., Sulimma, K., DeHon, A., Wawrzynek, J.: Object Oriented Circuit Generators in Java. In: Proc. IEEE Symp. on FCCM, Napa Valley, CA (1998)Google Scholar
  4. 4.
    Mencer, O., Morf, M., Flynn, M.J.: PAM-Blox: High Performance FPGA Design for Adaptive Computing. In: Proc. IEEE Symp. on FCCM, Napa Valley, CA (1998)Google Scholar
  5. 5.
    Gokhale, M.B., Stone, J.M.: NAPA-C: Compiling for a Hybrid RISC/FPGA Architecture. In: Proc. IEEE Symp. on FCCM, Napa Valley, CA (1998)Google Scholar
  6. 6.
    Harr, R.: The Nimble Compiler Environment for Agile Hardware. In: Proc. ACS PI Meeting, Napa Valley, CA (1998), http://www.dyncorp-is.com/darpa/meeting/acs98apr/Synopsys%20for%20WWW.ppt
  7. 7.
    Hall, M.: Design Environment for ACS (DEFACTO). In: Proc. ACS PI Meeting, Napa Valley, CA (1998), http://www.dyncorpis.com/darpa/meeting/acs98apr/defacto.ppt
  8. 8.
    Electronics Industry Association, EDIF Version 4.0.0, ANSI/EIA 682-1996 Standard, Washington, DC (1996)Google Scholar
  9. 9.
    Synopsys Inc., Library Compiler User Guide Version 3.5. In: EDA tool documentation, Mountain View, CA (1997)Google Scholar
  10. 10.
    OpenVerilog International, Advanced Library Format for ASIC Cells&Blocks. ALF Reference Manual Version 1.0, Los Gatos, CA (1997)Google Scholar
  11. 11.
    Koch, A.: Module Compaction in FPGA-based Regular Datapaths. In: Proc. 33rd Design Automation Conference (DAC), Las Vegas, NV (1996)Google Scholar
  12. 12.
    Koch, A.: FLAME/Java Release 0.1.1, Berkeley, CA (1998), http://www.icsi.berkeley.edu/~akoch/research.html
  13. 13.
    Koch, A.: FLAME: A Flexible API for Module-based Environments – User’s Guide and Manual, Berkeley, CA (1998), http://www.icsi.berkeley.edu/~akoch/research.html
  14. 14.
    Koch, A.: Generator-based Design Flows for Reconfigurable Computing: A Tutorial on Tool Integration using FLAME. In: Proc. PACT 1998 Workshop on Configurable Computing, Paris, France (1998)Google Scholar
  15. 15.
    Koch, A.: Regular Datapaths on Field-Programmable Gate Arrays, Ph.D. thesis, Tech. Univ. Braunschweig, Germany (1997)Google Scholar
  16. 16.
    Liao, S., Devadas, S., Keutzer, K., Tjiang, S.: Instruction Selection Using Binate Covering for Code Size Optimization. In: Proc. ICCAD 1995 (November 1995)Google Scholar
  17. 17.
    EIA, Library of Parametrized Modules, EIA/IS-103 Standard (1993)Google Scholar
  18. 18.
    Callahan, T., Chong, P., DeHon, A., Wawrzynek, J.: Fast Module Mapping and Placement for FPGAs. In: Proc. ACM/SIGDA Symp. on FPGAs, Monterey, CA (1998)Google Scholar
  19. 19.
    Nijssen, R.X.T., Jesse, J.A.G.: Datapath Regularity Extraction. In: Saucier/Mignotte Logic and Architecture Synthesis (eds.) (1995)Google Scholar
  20. 20.
    Xilinx Inc., CORE Generator System User Guide. EDA tool documentation, San Jose, CA (1998)Google Scholar
  21. 21.
    Hutchings, B., et al.: A CAD Suite for High-Performance FPGA Design. In: Proc. FCCM 1999 (April 1999)Google Scholar
  22. 22.
    Fowler, M., Scott, K.: UML Distilled. Addison-Wesley, Reading (1997)Google Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 1999

Authors and Affiliations

  • Andreas Koch
    • 1
  1. 1.Tech. Univ. Braunschweig (E.I.S.)BraunschweigGermany

Personalised recommendations