Advertisement

From Algorithm Graph Specification to Automatic Synthesis of FPGA Circuit: A Seamless Flow of Graphs Transformations

  • Linda Kaouane
  • Mohamed Akil
  • Yves Sorel
  • Thierry Grandpierre
Conference paper
Part of the Lecture Notes in Computer Science book series (LNCS, volume 2778)

Abstract

The control, signal and image processing applications are complex in terms of algorithms, hardware architectures and real-time/embedded constraints. System level CAD softwares are then useful to help the designer for prototyping and optimizing such applications. These tools are oftently based on design flow methodologies. This paper presents a seamless design flow which transforms a data dependence graph specifying the application into an implementation graph containing both data and control paths. The proposed approach follows a set of rules based on the RTL model and on mechanisms of synchronized data transfers in order to transform automatically the initial algorithmic graph into the implementation graph. This transformation flow is part of the extension of our AAA (Algorithm-Architecture Adequation) rapid prototyping methodology to support the optimized implementation of real-time applications on reconfigurable circuits. It has been implemented in SynDEx, a system level CAD software tool that supports AAA.

Keywords

Hardware Implementation Graph Transformation Data Path Factorization Node Algorithm Graph 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. 1.
    Edwards, S., Lavagno, L., Lee, E.A., Sangiovanni-Vincentelli, A.: Design of embedded systems: formal models, validation, and synthesis. In: Proc. of IEEE, March 1997, vol. 85(3) (1997)Google Scholar
  2. 2.
    Grandpierre, T., Lavarenne, C., Sorel, Y.: Optimized rapid prototyping for real-time embedded heterogeneous multiprocessors. In: CODES 1999 7th Intl. Workshop on Hardware/Software Co-Design, Rome (May 1999)Google Scholar
  3. 3.
    Kaouane, L., Akil, M., Sorel, Y., Grandpierre, T.: A methodology to implement real-time applications on reconfigurable circuits. In: ERSA 2003, Intl. Conference on Engineering of Reconfigurable Systems and Algorithms, Las vegas, USA (June 2003)Google Scholar
  4. 4.
    Dias, A.F., Lavarenne, C., Akil, M., Sorel, Y.: Optimized implementation of real-time image processing algorithms on field programmable gate arrays. In: Proc. of the 4th Intl. Conference on Signal Processing, Beijing (October 1998)Google Scholar
  5. 5.
    Halbwachs, N.: Synchronous programing of reactive systems. Kluwer Academic Publishers, Dordrecht Boston (1993)CrossRefGoogle Scholar
  6. 6.
    Gajski, D., Vahid, F.: Specification and design of embedded hardware-software systems. In: IEEE Design & Test of Computers, pp. 53–67 (Spring 1995)Google Scholar
  7. 7.
    Kaouane, L., Akil, M., Sorel, Y., Grandpierre, T.: An automated design flow for optimized implementation of real-time image processing applications on FPGA. In: Eurocon 2003, Intl. Conference on computer as a tool, Ljubljana, Slovenia (September 2003)Google Scholar
  8. 8.
    Grandpierre, T., Sorel, Y.: From algorithm and architecture specifications to automatic generation of distributed real-time executives: a seamless flow of graphs transformations. In: MEMOCODE 2003, Intl. Conference on Formal Methods and Models for Codesign, Mont Saint-Michel, France (June 2003)Google Scholar
  9. 9.
    Vodisek, R., Akil, M., Gailhard, S., Zemva, A.: Automatic Generation of VHDL code for SynDEx v6 software. In: Electro technical and Computer Science conference, Portoroz, Slovenia (September 2001)Google Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 2003

Authors and Affiliations

  • Linda Kaouane
    • 1
  • Mohamed Akil
    • 1
  • Yves Sorel
    • 2
  • Thierry Grandpierre
    • 1
  1. 1.Groupe ESIEE-Laboratoire A2SINoisy-le-GrandFrance
  2. 2.INRIA Rocquencourt-OSTRELe Chesnay CedexFrance

Personalised recommendations