Laura: Leiden Architecture Research and Exploration Tool

  • Claudiu Zissulescu
  • Todor Stefanov
  • Bart Kienhuis
  • Ed Deprettere
Conference paper
Part of the Lecture Notes in Computer Science book series (LNCS, volume 2778)


At Leiden Embedded Research Center (LERC), we are building a tool chain called Compaan/Laura that allows us to map fast and efficiently applications written in Matlab onto reconfigurable platforms. In this chain, first the Matlab code is converted automatically to executable Kahn Process Network (KPN) specification. Then a tool called Laura accepts this specification and transforms the specification into design implementations described as synthesizable VHDL. In this paper, we present our methodology implemented in the Laura tool, to automatically convert KPNs to synthesizable VHDL code targeted for mapping onto FPGA-based platforms. With the help of Laura, a designer is able to either fast prototype signal processing and multimedia applications directly in hardware or to extract very fast valuable low-level quantitative implementation data such as performance in terms of clock cycles, time delays and silicon area.


Input Port Tool Chain Input Argument Virtual Processor Control Table 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.


  1. 1.
    de Kock, E., Essink, G., Smits, W., van derWolf, P., Brunel, J.-Y., Kruijtzer, W., Lieverse, P., Vissers, K.: YAPI: Application modeling for signal processing systems. In: Proc. 37th Design Automation Conference (DAC 2000), Los Angeles, CA, June 5-9, pp. 402–405 (2000)Google Scholar
  2. 2.
    Haldar, M., Nayak, A., Choudhary, A., Banerjee, P.: A system for synthesizing optimized fpga hardware from matlab. In: Proc. Int. Conf. on Computer Aided Design, San Jose, CA (November 2001)Google Scholar
  3. 3.
    Kahn, G.: The semantics of a simple language for parallel programming. In: Proc. of the IFIP Congress 74. North-Holland Publishing Co., Amsterdam (1974)Google Scholar
  4. 4.
    Kienhuis, B., Rypkema, E., Deprettere, E.: Compaan: Deriving process networks from matlab for embedded signal processing architectures. In: Proceedings of the 8th International Workshop on Hardware/Software Codesign (CODES), San Diego, USA (May 2000)Google Scholar
  5. 5.
    Page, I.: Constructing hardware-software systems from a single description. Journal of VLSI Signal Processing 12(1), 87–107 (1996)CrossRefGoogle Scholar
  6. 6.
    Parks, T.: Bounded Scheduling of Process Networks. PhD thesis, University of California at Berkeley (1995)Google Scholar
  7. 7.
    Smith, T., Waterman, M.: Identification of common molecular subsequences. Journal of Molecular Biology 147, 195–197 (1981)CrossRefGoogle Scholar
  8. 8.
    Stefanov, T., Kienhuis, B., Deprettere, E.: Algorithmic transformation techniques for efficient exploration of alternative application instances. In: 10th Int. Symposium on Hardware/ Software Codesign (CODES 2002), Estes Park, Colorado, USA, May 6-8, pp. 7–12 (2002)Google Scholar
  9. 9.
    Turjan, A., Kienhuis, B., Deprettere, E.: Realizations of the extended linearization model in the compaan tool chain. In: proceedings of the 2nd Samos workshop, Samos, Greece (August 2002)Google Scholar
  10. 10.
    Walke, R., Smith, R., Lightbody, G.: 20Gflops QR processor on a Xilinx Virtex-E FPGA. In: Proc. SPIE Advanced Signal Processing Algorithms, Architectures, and Implementations X, pp. 300–310 (2000)Google Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 2003

Authors and Affiliations

  • Claudiu Zissulescu
    • 1
  • Todor Stefanov
    • 1
  • Bart Kienhuis
    • 1
  • Ed Deprettere
    • 1
  1. 1.Leiden Embbeded Research Center, Leiden Institute of Advanced Computer Science (LIACS)Leiden UniversityThe Netherlands

Personalised recommendations