Advertisement

The Bank Nth Chance Replacement Policy for FPGA-Based CAMs

  • Paul Berube
  • Ashley Zinyk
  • José Nelson Amaral
  • Mike MacGregor
Conference paper
Part of the Lecture Notes in Computer Science book series (LNCS, volume 2778)

Abstract

In this paper we describe a method to implement a large, high density, fully associative cache in the Xilinx VirtexE FPGA architecture. The cache is based on a content addressable memory (CAM), with an associated memory to store information for each entry, and a replacement policy for victim selection. This implementation method is motivated by the need to improve the speed of routing of IP packets through Internet routers. To test our methodology, we designed a prototype cache with a 32 bit cache tag for the IP address and 4 bits of associated data for the forwarding information. The number of cache entries and the sizes of the data fields are limited by the area available in the FPGA. However, these sizes are specified as high level design parameters, which makes modifying the design for different cache configurations or larger devices trivial.

Keywords

field programmable gate array cache memories replacement policy multizone cache content addressable memories Internet routing digital design memory systems 

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. 1.
    Brelet, J.-L., New, B.: Designing Flexible, Fast CAMs with Virtex Family FPGAs, Xilinx, version 1.1 edn. (September 1999), http://www.xilinx.com/xapp/xapp203.pdf
  2. 2.
    Chivin, L., Duckworth, R.: Content-addressable and associative memory: Alternatives to the ubiquitous ram. IEEE Computer Magazine 22(7), 51–64 (1989)CrossRefGoogle Scholar
  3. 3.
    Chvets, I.: Multi-zone caching for ip address lookup. Master’s thesis, University of Alberta, Edmonton, AB, Computing Science (2002)Google Scholar
  4. 4.
    Chiueh, T.C., Pradhan, P.: High performance IP routing table lookup using CPU caching. IEEE INFOCOMM (3), 1421–1428 (1999)Google Scholar
  5. 5.
    Ditmar, J.M.: A dynamically reconfigurable fpga-based content addressable memory for ip characterization. Master’s thesis, Royal Institute of Technology, Stockholm (2000)Google Scholar
  6. 6.
    Glaskowsky, P.N.: Intel’s new approach to networking: Follow-on to ixp1200 features new cores, new organization (October 2001), Microprocessor Report - http://www.MPRonline.com
  7. 7.
    Glaskowsky, P.N.: Lexra readies networking chip:newnetvortex powerplant augments lexra’s ip business (June 2001), Microprocessor Report - http://www.MPRonline.com
  8. 8.
    Glaskowsky, P.N.: Reinventing the router engine: Pmc-sierra’s classipi defies easy classification (March 2001), Microprocessor Report -http://www.MPRonline.com
  9. 9.
    Glaskowsky, P.N.: Toaster3 pops up at mpf: Cisco details world’s first 10 gb/s network processor (October 2002)., Microprocessor Report -http://www.MPRonline.com
  10. 10.
    Gopalan, K., Chiueh, T.C.: Improving route lookup performance using network. In: Proc. of SC 2002 High Performance Networking and Computing, Baltimore, MD (November 2002)Google Scholar
  11. 11.
    Kohonen, T.: Content-addressable memories, 2nd edn. Springer, New York (1987)CrossRefGoogle Scholar
  12. 12.
    Krewell, K.: Rainier leads powernp family: Ibm’s chip handles oc48 today with clear channel to oc192 (January 2001), Microprocessor Report - http://www.MPRonline.com
  13. 13.
    MacGregor, M.H.: Design algorithm for multi-zone ip address caches. In: IEEE Workshop on High Performance Switching and Routing, Torino, Italy (June 2003)Google Scholar
  14. 14.
    Silberschatz, A., Galvin, P.: Operating System Concepts, 5th edn. Addison-Wesley, Reading (1998)zbMATHGoogle Scholar
  15. 15.
    SiberCore Technologies. How a tcam co-processor can benefit a network processor, http://www.sibercore.com
  16. 16.
    Pradhan, P., Chiueh, T.-C.: Cache memory design for network processors. In: 6th International Symposium on High-Performance Computer Architecture, Toulouse, France, January 2000, pp. 409–419 (2000)Google Scholar
  17. 17.
    Wade, J.P.: An Integral Content Addressable Memory System. PhD thesis, Massachusetts Intitute of Technology (May 1988)Google Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 2003

Authors and Affiliations

  • Paul Berube
    • 1
  • Ashley Zinyk
    • 1
  • José Nelson Amaral
    • 1
  • Mike MacGregor
    • 1
  1. 1.Dept. of Computer ScienceUniversity of AlbertaEdmontonCanada

Personalised recommendations