Prototyping for the Concurrent Development of an IEEE 802.11 Wireless LAN Chipset
This paper describes how an FPGA based prototype environment aided the development of two multi-million gate ASICs: an IEEE 802.11 medium access controller and an IEEE 802.11a/b/g physical layer processor. Prototyping the ASICs on a reconfigurable platform enabled concurrent development by the hardware and software teams, and provided a high degree of confidence in the designs. The capabilities of modern FPGAs and their development tools allowed us to easily and quickly retarget the complex ASICs into FPGAs, enabling us to integrate the prototyping effort into our design flow from the start of the project. The effect was to accelerate the development cycle and generate an ASIC which had been through one pass of beta testing before tape-out.
KeywordsFPGA Implementation Embed Processor Concurrent Development 5GHz Radio Modern FPGAs
Unable to display preview. Download preview PDF.
- 1.The IEEE 802.11 Standards, http://grouper.ieee.org/groups/802/11/
- 2.Ryan, P., et al.: A Single Chip COFDM Modem for IEEE 802.11a with Integrated ADCs and DACs. In: ISSCC 2001 (2001)Google Scholar
- 3.ARM Developer Suite, ARM Ltd., http://www.arm.com/devtools/ads/
- 4.Cadence Design Systems, http://www.cadence.com/
- 5.Berkeley Wireless Research Center, Berkeley Emulation Engine, http://bwrc.eecs.berkeley.edu/Research/BEE/index.htm
- 6.The Dini Group, http://www.dinigroup.com/
- 7.Xilinx, http://www.xilinx.com/
- 8.WINE, http://www.winehq.org/
- 9.Synplicity, Inc., http://www.synplicity.com/
- 10.McDermott, T., et al.: Grendel: A Python Interface to an 802.11a Wireless LAN Chipset. In: The Tenth International Python Conference (2002)Google Scholar
- 11.The Python Programming Language, http://www.python.org/
- 12.GDB, The GNU Project Debugger, http://www.gnu.org/software/gdb/gdb.html