Advertisement

A Self-reconfiguring Platform

  • Brandon Blodget
  • Philip James-Roxby
  • Eric Keller
  • Scott McMillan
  • Prasanna Sundararajan
Conference paper
Part of the Lecture Notes in Computer Science book series (LNCS, volume 2778)

Abstract

A self-reconfiguring platform is reported that enables an FPGA to dynamically reconfigure itself under the control of an embedded microprocessor. This platform has been implemented on Xilinx Virtex IItm and Virtex II Protm devices. The platform’s hardware architecture has been designed to be lightweight. Two APIs (Application Program Interface) are described which abstract the low level configuration interface. The Xilinx Partial Reconfiguration Toolkit (XPART), the higher level of the two APIs, provides methods for reading and modifying select FPGA resources. It also provides support for relocatable partial bitstreams. The presented self-reconfiguring platform enables embedded applications to take advantage of dynamic partial reconfiguration without requiring external circuitry.

Keywords

Storage Buffer Software Layer Embed Processor Target Frame Logic Array 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. 1.
    Blodget, B., McMillan, S., Lysaght, P.: A lightweight approach for embedded reconfiguration of fpgas. In: Design, Automation and Test in Europe (DATE 2003), pp. 399–400. IEEE, Los Alamitos (2003)Google Scholar
  2. 2.
    Xilinx, Inc.: Xilinx 5.1i Libraries Guide (2002)Google Scholar
  3. 3.
  4. 4.
    Sundararajan, P., Guccione, S.A., Levi, D.: JBits: Java based interface for reconfigurable computing. In: 2nd Annual Military and Aerospace Applications of Programmable Devices and Technologies (MAPLD 1999), Laurel, MD (1999)Google Scholar
  5. 5.
    Nollet, V., Coene, P., Verkest, D., Vernalde, S., Lauwereins, R.: Designing an operating system for a heterogeneous reconfigurable soc. In: RAW 2003 workshop (2003) (accepted)Google Scholar
  6. 6.
    Compton, K., Hauck, S.: Reconfigurable computing: A survey of systems and software. ACM Computing Surveys, Vol 34(2), 171–210 (2002)CrossRefGoogle Scholar
  7. 7.
    Sidhu, R., Prasanna, V.K.: Efficient metacomputation using self-reconfiguration. In: Glesner, M., Zipf, P., Renovell, M. (eds.) FPL 2002. LNCS, vol. 2438, pp. 698–709. Springer, Heidelberg (2002)CrossRefGoogle Scholar
  8. 8.
    McGregor, G., Lysaght, P.: Self controlling dynamic reconfiguration: A case study. In: Lysaght, P., Irvine, J., Hartenstein, R.W. (eds.) FPL 1999. LNCS, vol. 1673, pp. 144–154. Springer, Heidelberg (1999)CrossRefGoogle Scholar
  9. 9.
    French, P.C., Taylor, R.W.: A self-reconfiguring processor. In: IEEE Symposium on File-Programmable Custom Computing Machines (FCCM 1993), Napa Valley, California, pp. 50–59 (1993)Google Scholar
  10. 10.
    Donlin, A.: Self modifying circuitry - a platform for tractable virtual circuitry. In: Hartenstein, R.W., Keevallik, A. (eds.) FPL 1998. LNCS, vol. 1482, pp. 199–208. Springer, Heidelberg (1998)CrossRefGoogle Scholar
  11. 11.
    Sidhu, R.P.S., Mei, A., Prasanna, V.K.: Genetic programming using self-reconfigurable fpgas. In: Lysaght, P., Irvine, J., Hartenstein, R.W. (eds.) FPL 1999. LNCS, vol. 1673, pp. 301–312. Springer, Heidelberg (1999)CrossRefGoogle Scholar
  12. 12.
    Eck, V., Kalra, P., LeBlanc, R., McManus, J.: In-circuit partial reconfiguration of RocketIO attributes. Xilinx Application Note XAPP662, version 1.0, Xilinx, Inc. (2003)Google Scholar
  13. 13.
    David, E., Taylor, J.S., Turner, J.W.L.: Dynamic hardware plugins (DHP): exploiting reconfigurable hardware for high-performance programmable routers. In: Open architectures and Network Programming Proceedings, pp. 25–34. IEEE, Los Alamitos (2001)Google Scholar
  14. 14.
    Horta, E., Lockwood, J.W.: PARBIT: a tool to transform bitfiles to implement partial reconfiguration of field programmable gate arrays (FPGAs). Technical Report WUCS-01-13, Washington University in Saint Louis, Department of Computer Science, July 6 (2001)Google Scholar
  15. 15.
    James-Roxby, P., Guccione, S.A.: Automated extraction of run-time parameterisable cores from programmable device configurations. In: IEEE Symposium on File-Programmable Custom Computing Machines (FCCM 2000), Napa Valley, California, pp. 153–161. IEEE Computer Society, Los Alamitos (2000)Google Scholar
  16. 16.
    Xilinx, Inc.: Virtex-II Platform FPGA User Guide (2002)Google Scholar
  17. 17.
  18. 18.
    Sundararajan, P., Guccione, S.A.: XVPI: A portable hardware/software interface for virtex. In: Reconfigurable Technology: FPGAs for Computing and Applications II, Proc. SPIE 4212, SPIE – The International Society for Optical Engineering, pp. 90–95 (2000)Google Scholar
  19. 19.
    Young, S., Alfke, P., Fewer, C., McMillan, S., Blodget, B., Levi, D.: A high i/o reconfigurable crossbar switch. In: IEEE Symposium on File-Programmable Custom Computing Machines (FCCM 2003), Napa Valley, California, IEEE Computer Society, Los Alamitos (2003)Google Scholar
  20. 20.
    Carmichael, C.: Virtex FPGA series configuration and readback. Xilinx Application Note XAPP138, version 1.1, Xilinx, Inc. (1999)Google Scholar
  21. 21.
    Lim, D., Peattie, M.: Two flows for partial reconfiguration: Module based or small bit manipulations. Xilinx Application Note XAPP290, version 1.0, Xilinx, Inc. (2002)Google Scholar
  22. 22.
    McMillan, S., Guccione, S.: Partial run-time reconfiguration using JRTR. In: Grünbacher, H., Hartenstein, R.W. (eds.) FPL 2000. LNCS, vol. 1896, pp. 352–360. Springer, Heidelberg (2000)CrossRefGoogle Scholar
  23. 23.
    Sidhu, R., Prasanna, V.K.: Fast regular expression matching using fpgas. In: IEEE Symposium on File-Programmable Custom Computing Machines (FCCM 2001), Rohnert Park, California (2001)Google Scholar
  24. 24.
    Horta, E.L., Lockwood, J.W., Taylor, D.E., Parlour, D.: Dynamic hardware plugins in an FPGA with partial run-time reconfiguration. In: Design Automation Conference (DAC), New Orleans, LA (2002)Google Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 2003

Authors and Affiliations

  • Brandon Blodget
    • 1
  • Philip James-Roxby
    • 2
  • Eric Keller
    • 2
  • Scott McMillan
    • 1
  • Prasanna Sundararajan
    • 1
  1. 1.XilinxSan JoseUSA
  2. 2.XilinxLongmontUSA

Personalised recommendations