Advertisement

Using Multiplexers for Control and Data in D-Fabrix

  • Tony Stansfield
Conference paper
Part of the Lecture Notes in Computer Science book series (LNCS, volume 2778)

Abstract

This paper describes the use of dynamically controlled multiplexers in the Elixent D-Fabrix Reconfigurable Algorithm Processor (RAP) for both datapath functions and to implement simple logic functions for control circuits.

Keywords

Boolean Function Discrete Cosine Transform Field Programmable Gate Array Reconfigurable Computing JPEG Encoder 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. 1.
    Page, I., Luk, W.: Compiling occam into FPGAs, in FPGAs. In: Moore, W., Luk, W. (eds.) Abingdon EE&CS Books, pp. 271–283 (1991)Google Scholar
  2. 2.
    Marshall et. al., A Reconfigurable Arithmetic Array for Multimedia Applications. In: Proc. of the International Symposium on Field Programmable Gate Arrays (FPGA 1999), pp. 135-143 (February 1999)Google Scholar
  3. 3.
    He, J., Rose, J.: Advantages of Heterogeneous Logic Block Architectures. In: CICC 1993, pp7.4.1 – 7.4.5 (1993)Google Scholar
  4. 4.
    Cong, J., Xu, S.: Delay-Optimal Technology Mapping for FPGAs with Heterogeneous LUTs. In: Proc. of 35th Design Automation Conf., San Francisco, California, pp. 704–707 (June 1998)Google Scholar
  5. 5.
    Cong, J., Xu, S.: Delay-Oriented Technology Mapping for Heterogeneous FPGAs with Bounded Resources. In: Proc. ACM/IEEE International Conference on Computer Aided Design, San Jose, California, November 1998, pp. 40–45 (1998)Google Scholar
  6. 6.
    Kaviani, A., Brown, S.: Hybrid FPGA architecture. In: Proc. of the International Symposium on Field Programmable Gate Arrays (FPGA 1996), pp. 3–9 (February 1996)Google Scholar
  7. 7.
    Heile, F., Leaver, A.: Hybrid Product Term and LUT Based Architectures Using Embedded Memory Blocks. In: Proc. of the International Symposium on Field Programmable Gate Arrays (FPGA 1999), pp. 13–16 (February 1999)Google Scholar
  8. 8.
    Lin, E., Wilton, S.: Macrocell Architectures for Product Term Embedded Memory Arrays. In: Brebner, G., Woods, R. (eds.) FPL 2001. LNCS, vol. 2147, pp. 48–58. Springer, Heidelberg (2001)CrossRefGoogle Scholar
  9. 9.

Copyright information

© Springer-Verlag Berlin Heidelberg 2003

Authors and Affiliations

  • Tony Stansfield
    • 1
  1. 1.Elixent Limited, CastlemeadBristolUK

Personalised recommendations