Advertisement

A Unified Codesign Run-Time Environment for the UltraSONIC Reconfigurable Computer

  • Theerayod Wiangtong
  • Peter Y. K. Cheung
  • Wayne Luk
Conference paper
Part of the Lecture Notes in Computer Science book series (LNCS, volume 2778)

Abstract

This paper presents a codesign environment for the UltraSONIC reconfigurable computing platform which is designed specifically for real-time video applications. A codesign environment with automatic partitioning and scheduling between a host microprocessor and a number of reconfigurable processors is described. A unified runtime environment for both hardware and software tasks under the control of a task manager is proposed. The practicality of our system is demonstrated with an FFT application.

Keywords

Directed Acyclic Graph Very Large Scale Integration Message Board UltraSONIC System Software Task 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. 1.
    Ernst, R.: Codesign of embedded systems: status and trends. IEEE Design & Test of Computers (1998)Google Scholar
  2. 2.
    Manikutty, G., Hanson, H.: Hardware/Software Partitioning of Synchronous Dataflow Graphs in the ACS domain of Ptolemy., University of Texas, Literature Survey, Final Report, May 12 (1999)Google Scholar
  3. 3.
    Hall, M., Diniz, P., Bondalapati, K., Ziegler, H., et al.: DEFACTO: A Design Environment for Adaptive Computing Technology. In: Proceedings of the 6th Reconfigurable Architectures Workshop (1999)Google Scholar
  4. 4.
    Mencer, O., Morf, M., Flynn, M.J.: PAM-Blox: high performance FPGA design for adaptive computing. FPGAs for Custom Computing Machines (1998)Google Scholar
  5. 5.
    Chou, P.H., Ortega, R.B., Borriello, G.: The Chinook hardware/software cosynthesis system. System Synthesis (1995)Google Scholar
  6. 6.
    Coste, P., Hessel, F., Le Marrec, P., Sugar, Z., et al.: Multilanguage design of heterogeneous systems. In: Hardware/Software Codesign (1999)Google Scholar
  7. 7.
    Wilberg, J., Kuth, A., Camposano, R., Rosenstiel, W., et al.: Design Exploration in CASTLE. In: Workshop on High Level Synthesis Algorithms Tools and Design, HILES (1995)Google Scholar
  8. 8.
    Ernst, R.: Hardware/Software Co-Design of Embedded Systems. In: Asia Pacific Conference on Computer Hardware Description Languages (1997)Google Scholar
  9. 9.
    Srinivasan, V., Govindarajan, S., Vemuri, R.: Fine-grained and coarse-grained behavioral partitioning with effective utilization of memory and design space exploration for multi-FPGA architectures. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 9, 140–158 (2001)CrossRefGoogle Scholar
  10. 10.
    Hou, J., Wolf, W.: Process partitioning for distributed embedded systems. In: Hardware/ Software Co-Design (1996)Google Scholar
  11. 11.
    Pop, T., Eles, P., Peng, Z.: Holistic scheduling and analysis of mixed time/eventtriggered distributed embedded systems. In: Hardware/Softwarw Codesign (2002)Google Scholar
  12. 12.
    Chatha, K.S., Vemuri, R.: Hardware-software partitioning and pipelined scheduling of transformative applications. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 10, 193–208 (2002)CrossRefGoogle Scholar
  13. 13.
    Wiangtong, T., Cheung, P.Y.K., Luk, W.: Comparing Three Heuristic Search Methods for Functional Partitioning in HW-SW Codesign. International Journal on Design Automation for Embedded Systems 6, 425–449 (2002)CrossRefGoogle Scholar
  14. 14.
    Haynes, S.D., et al.: UltraSONIC: A Reconfigurable Architecture for Video Image Processing. In: Glesner, M., Zipf, P., Renovell, M. (eds.) FPL 2002. LNCS, vol. 2438, p. 482. Springer, Heidelberg (2002)CrossRefGoogle Scholar
  15. 15.
    Wiangtong, T., Cheung, P.Y.K., Luk, W.: Cluster-Driven Hardware/Software Partitioning and Scheduling Approach For a Reconfigurable Computer System. In: Y. K. Cheung, P., Constantinides, G.A. (eds.) FPL 2003. LNCS, vol. 2778, Springer, Heidelberg (2003)Google Scholar
  16. 16.
    De Micheli, G.: Computer-aided hardware-software codesign. IEEE Micro 14, 10–16 (1994)CrossRefGoogle Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 2003

Authors and Affiliations

  • Theerayod Wiangtong
    • 1
  • Peter Y. K. Cheung
    • 1
  • Wayne Luk
    • 2
  1. 1.Department of Electrical & Electronic EngineeringImperial CollegeLondonUK
  2. 2.Department of ComputingImperial CollegeLondonUK

Personalised recommendations