An FPGA-Based Performance Analysis of the Unrolling, Tiling, and Pipelining of the AES Algorithm
In October 2000 the National Institute of Standards and Technology chose Rijndael algorithm as the new Advanced Encryption Standard (AES). AES finds wide deployment in a huge variety of products making efficient implementations a significant priority. In this paper we address the design and the FPGA implementation of a fully key agile AES encryption core with 128-bit keys. We discuss the effectiveness of several design techniques, such as accurate floorplanning, the unrolling, tiling and pipelining transformations (also in the case of feedback modes of operation) to explore the design space. Using these techniques, four architectures with different level of parallelism, trading off area for performance, are described and their implementations on a Virtex-E FPGA part are presented. The proposed implementations of AES achieve better performance as compared to other blocks in the literature and commercial IP core on the same device.
KeywordsBlock Cipher Advance Encryption Standard Advance Encryption Standard Algorithm Cipher Block Chain Cipher Algorithm
Unable to display preview. Download preview PDF.
- 1.Daemen, J., Rijmen, V.: AES Proposal: Rijndael, AES Algorithm Submission (September 1999), available at http://www.nist.gov/CryptoToolkit
- 2.National Institute of Standards and Technology (NIST), FIPS Publication 197. Advanced Encryption Standard (AES) (November 2001)Google Scholar
- 4.National Institute of Standards and Technology (NIST), Special Publication 800-38A. Recommendation for Block Cipher Modes of Operation (December 2001)Google Scholar
- 5.Weaver, N., Wawrzynek, J.: Very High Performance, Compact AES Implementation in Xilinx FPGAs (September 2002), available at http://www.cs.berkeley.edu/~nweaver/sfra/rijndael.pdf
- 6.Leiserson, C., Rose, F., Saxe, J.: Optimizing synchronous circuitry by retiming. In: Third Caltech Conference On VLSI (March 1993)Google Scholar
- 8.Schaumont, P.R., Kuo, H., Verbauwhede, I.M.: Unlocking the Design Secrets of a 2.29 Gb/s Rijndael Processor. In: Proceedings of the International Design Automation Conference (DAC 02), pp. 634–639 (2002)Google Scholar
- 10.Amphion Semiconductor: CS5210-40: High Performance AES Encryption Cores, Amphion(TM), Febrauary (2003), available at http://www.amphion.com/cs5210.html