Advertisement

Building Run-Time Reconfigurable Systems from Tiles

  • Gareth Lee
  • George Milne
Conference paper
Part of the Lecture Notes in Computer Science book series (LNCS, volume 2778)

Abstract

This paper describes a component-based methodology tailored to the design of reconfigurable systems. Systems are constructed from tiles: localised, self contained blocks of reconfigurable logic which adhere to a specified interface. We present a state-based model for managing a hierarchical structure of tiles in a reconfigurable system and show how our approach allows automatic garbage collection techniques to be applied for reclaiming unused FPGA resources.

Keywords

Regular Expression Garbage Collection Reconfigurable System FPGA Resource Parent Tile 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. 1.
    Lee, G., Milne, G.: A methodology for design of run-time reconfigurable systems. In: Proceedings IEEE International Conference on Field-Programmable Technology, CUHK, Hong Kong, pp. 60–67. IEEE Computer Society Press, Los Alamitos (2002)Google Scholar
  2. 2.
    Guccione, S.A., Levi, D.: Run-time parameterizable cores. In: Lysaght, P., Irvine, J., Hartenstein, R.W. (eds.) FPL 1999. LNCS, vol. 1673, pp. 215–222. Springer, Heidelberg (1999)CrossRefGoogle Scholar
  3. 3.
    Jones, R., Lins, R.: Garbage Collection – Algorithms for Automatic Dynamic Memory Management. John Wiley & Sons, Chichester (1996)zbMATHGoogle Scholar
  4. 4.
    Milne, G.J.: CIRCAL and the representation of communication, concurrency, and time. ACM Transactions on Programming Languages and Systems 7, 270–298 (1985)CrossRefGoogle Scholar
  5. 5.
    Bjesse, P., Claessen, K., Sheeran, M., Singh, S.: Lava: Hardware design in Haskell. ACM SIGPLAN Notices 34, 174–184 (1999)CrossRefGoogle Scholar
  6. 6.
    Bellows, P., Hutchings, B.: JHDL – an HDL for reconfigurable systems. In: IEEE Symposium on FPGAs for Custom Computing Machines, pp. 175–184. IEEE Computer Society Press, Los Alamitos (1998)Google Scholar
  7. 7.
    Lysaght, P.: FPGAs as meta-platforms for embedded systems. In: Proceedings IEEE International Conference on Field-Programmable Technology, CUHK, Hong Kong, pp. 7–12. IEEE Computer Society Press, Los Alamitos (2002)Google Scholar
  8. 8.
    Lee, G.: Expression of information processing systems using diverse programming systems. Technical Report 2002/1, Reconfigurable Computing Research Group, The University of Western Australia (2002), http://www.csse.uwa.edu.au/~gel/reports/
  9. 9.
    Gunther, B., Milne, G., Narasimhan, L.: Assessing document relevance with runtime reconfigurable machines. In: Arnold, J., Pocek, K.L. (eds.) Proceedings of IEEE Workshop on FPGAs for Custom Computing Machines, Napa, CA, pp. 10–17 (1996)Google Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 2003

Authors and Affiliations

  • Gareth Lee
    • 1
  • George Milne
    • 1
  1. 1.Department of Computer Science & Software EngineeringThe University of Western AustraliaAustralia

Personalised recommendations