Data Processing System with Self-reconfigurable Architecture, for Low Cost, Low Power Applications

  • Michael G. Lorenz
  • Luis Mengibar
  • Luis Entrena
  • Raul Sánchez-Reillo
Conference paper
Part of the Lecture Notes in Computer Science book series (LNCS, volume 2778)


In this paper, a low cost self-reconfigurable data processing system with a USB interface is presented. A single FPGA performs all processing and controls the multiple configurations without any additional elements, such as microprocessor, host computer or additional FPGAs. This architecture allows high performances at very low power consumption. In addition, a hierarchical reconfiguration system is used to support a large number of different processing tasks without the penalty in power consumption of a big local configuration memory. Due to its simplicity and low power, this data processing system is specially suitable for portable applications.


Power Dissipation Host Computer Very Large Scale Integration Data Memory Data Processing System 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.


  1. 1.
    Lisa, F., Cuadrado, F., Rexachs, D., Carrabina, J.: A Reconfigurable Coprocessor for a PCIBased Real Time Computer Vision System. In: Glesner, M., Luk, W. (eds.) FPL 1997. LNCS, vol. 1304, pp. 392–399. Springer, Heidelberg (1997)CrossRefGoogle Scholar
  2. 2.
    Buell, D., Arnold, J., et al.: SPLASH-2. In: Proceedings of the 4th Annual ACM Symposium on parallel Algorithms and architectures, June 1992, pp. 316–324 (1992)Google Scholar
  3. 3.
    Wirthling, M.J., Hutchings, B.L.: A Dynamic Instruction Set Computer. In: IEEE Workshop on FPGAs for Custom Computing Machines, Napa, CA, April 1995, pp. 99–107 (1995)Google Scholar
  4. 4.
    Hartenstein, R.: A decade of reconfigurable computing: a visionary retrospective. In: Design, Automation and Test in Europe, pp. 642–649 (2001)Google Scholar
  5. 5.
    Compton, K., Hauck, S.: Reconfigurable Computing A Survey of System and Software. ACM computing surveys 34(2), 171–210 (2002)CrossRefGoogle Scholar
  6. 6.
    Benini, L., de Micheli, G., Macii, E.: Designing Low-Power Circuits: Practical Recipes. IEEE Circuits and Systems Magazine 1(1), 6–25 (First Quarter 2001)Google Scholar
  7. 7.
    Configurable Logic:Design and Aplication Book, Atmel, San Jose, CA (1998)Google Scholar
  8. 8.
    Haenni, J.O., Beuchat, J.L., Sanchez., E.: RENCO: A reconfigurable Network Computer. In: 6th Annual IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM 1998), Napa, California, April 21-23 (1998)Google Scholar
  9. 9.
    Aguirre, M.A., Tombs, J., Torralba, A., Franquelo, L.G.: Experience on VLSI for Digital Signal Processing Using Adavnced FPGAs: The Unshades Framework. In: 4th European Workshop on Microelectronics Education, Vigo, May 2002, pp. 193–196 (2002)Google Scholar
  10. 10.
    Carmichael, C.: Configuring Virtex FPGAs from Parallel EPROMs with a CPLD. Xilinx Application Note 137 (1999)Google Scholar
  11. 11.
    Khan, J., Handa, J., Vemuri, R.: iPACE-V1 A portable adaptative computing engine for real time applications. In: Glesner, M., Zipf, P., Renovell, M. (eds.) FPL 2002. LNCS, vol. 2438, pp. 69–78. Springer, Heidelberg (2002)CrossRefGoogle Scholar
  12. 12.
    AT94K Field programmable system level Integrated circuit FPSLIC Data sheet, Atmel, San Jose, CA (2002)Google Scholar
  13. 13.
    Faura, J., Moreno, J.M., et al.: Multicontext Dynamic reconfiguration and real time probing on a novel mixed signal programmable device with on chip microprocessor. In: Glesner, M., Luk, W. (eds.) FPL 1997. LNCS, vol. 1304, pp. 1–10. Springer, Heidelberg (1997)CrossRefGoogle Scholar
  14. 14.
    Lysaght, P., Dunlop, J.: Dynamic reconfiguration of FPGAs. In: European FPL 1993, Oxford, pp. 82–94 (1993)Google Scholar
  15. 15.
    Kim, H., Somani,, A.K., Tyagi, A.: A reconfigurable multifunction computing cache architecture. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 9(4), 509–523 (2001)CrossRefGoogle Scholar
  16. 16.
    Derbyshire, A., Luk, W.: Combining Serialisation and Reconfiguration for Convolver designs. In: 8th Annual IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM 2000), Napa, California, April 17-19 (2000)Google Scholar
  17. 17.
    OV5510 Data sheet. Omnivision Technologies Inc. (July 1998)Google Scholar
  18. 18.
    Mengibar, L., Lorenz., M.G., et al.: Experiments in FPGA characterization for low power design. In: XIV Design of Circuits and Integrated Systems Conference, Mallorca, November 1999, pp. 385–390 (1999)Google Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 2003

Authors and Affiliations

  • Michael G. Lorenz
    • 1
  • Luis Mengibar
    • 1
  • Luis Entrena
    • 1
  • Raul Sánchez-Reillo
    • 1
  1. 1.Electronic Technology DepartmentUniversidad Carlos III de MadridSpain

Personalised recommendations