Architecture Template and Design Flow to Support Application Parallelism on Reconfigurable Platforms

  • Sergei Sawitzki
  • Rainer G. Spallek
Conference paper
Part of the Lecture Notes in Computer Science book series (LNCS, volume 2778)


This paper introduces the ReSArT ( Reconfigurable Scalable Architecture Template). Based on a suitable design space model, ReSArT is parametrizable, scalable, and able to support all levels of parallelism. To derive architecture instances from the template, a design environment called DEfInE ( Design Environment for ReSArT Instance G eneration) is used, which integrates some existing academic and industrial tools with ReSArT-specific components, developed as a part of this work. Different architecture instances were tested with a set of 10 benchmark applications as a proof of concept, achieving a maximum degree of parallelism of 30 and an average degree of parallelism of nearly 20 16-bit operations per cycle.


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.


  1. 1.
    Hartenstein, R.W., Hirschbiel, A., Weber, M.: A Novel Paradigm of Parallel Computation and its Use to Implement Simple High Performance Hardware. In: Int. Conf. memorizing the 30th Ann. of Computer Society Japan, Tokyo (1990)Google Scholar
  2. 2.
    Gokhale, M.B., Holmes, W., et al.: Building and Using a Highly Parallel Programmable Logic Array. IEEE Computer 24(1), 81–89 (1991)CrossRefGoogle Scholar
  3. 3.
    Sawitzki, S., Spallek, R.G.: A Concept for an Evaluation Framework for Reconfigurable Systems. In: Lysaght, P., Irvine, J., Hartenstein, R.W. (eds.) FPL 1999. LNCS, vol. 1673, pp. 475–480. Springer, Heidelberg (1999)CrossRefGoogle Scholar
  4. 4.
    Betz, V., Rose, J., Marquardt, A.: Architecture and CAD for Deep-Submicron FPGAs. Kluwer Academic Publishers, Boston (1999)CrossRefGoogle Scholar
  5. 5.
    Sentovich, E., Singh, K.J., et al.: SIS: A System for Sequential Circuit Synthesis. Electronics Research Laboratory, Department of Electrical Engineering and Computer Science, University of California, Memorandum UCB/ERL M92/41 (1992)Google Scholar
  6. 6.
    Olay III, R.T.: Xilinx XtremeDSP Initiative Meets the Demand for Extreme Performance and Flexibility, Xcell 40, 30–33 (2001)Google Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 2003

Authors and Affiliations

  • Sergei Sawitzki
    • 1
  • Rainer G. Spallek
    • 2
  1. 1.Philips Research LaboratoriesEindhovenThe Netherlands
  2. 2.Institute of Computer Engineering, Department of Computer ScienceDresden University of TechnologyDresdenGermany

Personalised recommendations