Architecture Template and Design Flow to Support Application Parallelism on Reconfigurable Platforms
- 1.1k Downloads
This paper introduces the ReSArT ( Reconfigurable Scalable Architecture Template). Based on a suitable design space model, ReSArT is parametrizable, scalable, and able to support all levels of parallelism. To derive architecture instances from the template, a design environment called DEfInE ( Design Environment for ReSArT Instance G eneration) is used, which integrates some existing academic and industrial tools with ReSArT-specific components, developed as a part of this work. Different architecture instances were tested with a set of 10 benchmark applications as a proof of concept, achieving a maximum degree of parallelism of 30 and an average degree of parallelism of nearly 20 16-bit operations per cycle.
Unable to display preview. Download preview PDF.
- 1.Hartenstein, R.W., Hirschbiel, A., Weber, M.: A Novel Paradigm of Parallel Computation and its Use to Implement Simple High Performance Hardware. In: Int. Conf. memorizing the 30th Ann. of Computer Society Japan, Tokyo (1990)Google Scholar
- 5.Sentovich, E., Singh, K.J., et al.: SIS: A System for Sequential Circuit Synthesis. Electronics Research Laboratory, Department of Electrical Engineering and Computer Science, University of California, Memorandum UCB/ERL M92/41 (1992)Google Scholar
- 6.Olay III, R.T.: Xilinx XtremeDSP Initiative Meets the Demand for Extreme Performance and Flexibility, Xcell 40, 30–33 (2001)Google Scholar