Advertisement

A Controlled Data-Path Allocation Model for Dynamic Run-Time Reconfiguration of FPGA Devices

  • Dylan Carline
  • Paul Coulton
Conference paper
  • 1.1k Downloads
Part of the Lecture Notes in Computer Science book series (LNCS, volume 2778)

Abstract

Although methods for dynamic run-time FPGA reconfiguration have been proposed, few address the problems associated with increasing data-path delays due to a full or partial reconfigurations. In this paper, a method is proposed that enables specific timing requirements to be maintained within a reconfigurable architecture, by using logic-module partitioning and known-delay interconnection modules. This system allows data-paths of varying widths to be routed effectively between device modules along paths that are fixed in both length and position. Further, the technique may be regarded as extending the Xilinx Modular Design tools methodology to support run-time scenarios.

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. 1.
    Tredennick, N.: The Death of the DSP. Digital Infrastructures: Megaflops and Microwonders. Dublin. Ireland (2001)Google Scholar
  2. 2.
    PACT Informationstechnologie GmbH.: The XPP White Paper. Release 2.1 (2002)Google Scholar
  3. 3.
    Kernighan, B.W., Lin, S.: An Efficient Heuristic Procedure for Partitioning Graphs. Bell Systems Tech. J. 49(2), 291–308Google Scholar
  4. 4.
    Fiduccia, C.M., Mattheyeses, R.M.: A Linear Time Heuristic for Improving Network Partitions. In: Proceedings of the 9th Design Automation Conference, pp. 175–181 (1982)Google Scholar
  5. 5.
    Xilinx Inc.: JBits Documentation. JBits 2.8 (June 2002)Google Scholar
  6. 6.
    Xilinx Inc.: Virtex Series Configuration Architecture User Guide (September 2000)Google Scholar
  7. 7.
    Carline, D., Coulton, P.: Reconfigurable Computing Using FPGAs: is JBits the Answer. In: Proc. 9th International Workshop on Systems, Signals and Image Processing. UK (November 2002)Google Scholar
  8. 8.
    Xilinx Inc.: Development System Reference Guide – ISE 5 (February 2003)Google Scholar
  9. 9.
    Xilinx Inc.: Two Flows for Partial Reconfiguration: Module Based or Small Bit Manipulations (May 2002)Google Scholar
  10. 10.
    Xilinx Inc.: Using a Microprocessor to Configure FPGAs Slave Serial or SelectMAP Modes (November 2002)Google Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 2003

Authors and Affiliations

  • Dylan Carline
    • 1
  • Paul Coulton
    • 1
  1. 1.Department of Communication SystemsLancaster UniversityLancasterUK

Personalised recommendations