A Statistical Analysis Tool for FPLD Architectures

  • Renqiu Huang
  • Tommy Cheung
  • Ted Kok
Conference paper
Part of the Lecture Notes in Computer Science book series (LNCS, volume 2778)


This paper investigates an analysis tool for the routing resources in the FPLD architecture design. The developed tool can assess the performance of a given architecture specified by the physical configuration of logic blocks and the switch boxes topology. Two problems are mainly considered in this paper: given an architecture, the terminal distribution of each switch box is first determined via probabilistic assumptions, then the sizes of required universal switch boxes are evaluated for routing successfully. The estimations are validated by comp aring them with the results obtained in the previous published experimental study on FPGA benchmark circuits. Moreover, our result confirms that the universal switch block is a good candidate for FPLD design.


Logic Block Develop Tool Statistical Analysis Tool Probabilistic Assumption Switch Block 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.


  1. 1.
    Betz, V., Rose, J., Marquardt, A.: Architecture and CAD for deep-submicron FPGAs. Kluwer Academic Publishers, Dordrecht (1999)CrossRefGoogle Scholar
  2. 2.
    Chang, Y., Wong, D.F., Wong, C.K.: Universal Switch Modules for FPGA Design. ACM Trans. on Design Automation of Electronic Systems ( January 1996)Google Scholar
  3. 3.
    Shyu, M., Wu, G., Chang, Y.D., Chang, Y.W.: Generic universal switch blocks. IEEE Trans. Comput., 348–359 (April 2000)Google Scholar
  4. 4.
    Brown, S.D., Rose, J., Vrabesic, Z.G.: A stochastic model to predict the routability of field programmable gate arrays. IEEE Trans. CAD (December 1993)Google Scholar
  5. 5.
    El. Gamal, A.A.: Two-dimensional stochastic model for interconnections in master slice integrated circuits. IEEE Trans. CAS-I(2), 127–138 (1981)MathSciNetzbMATHGoogle Scholar
  6. 6.
    El. Gamal, A.A.: A stochastic model for interconnections in custom integrated circuits. IEEE Trans. CAS-I, 888–894 (September 1981)Google Scholar
  7. 7.
    Sastry, S., Parker, A.C.: Stochastic models for wirability analysis of gate arrays. IEEE Trans. Computer-Aided Design, 52–65 (January 1986)CrossRefGoogle Scholar
  8. 8.
    Tsu, W.: A comparison of universal and Xilinx switches. CS294-7 project report, Univ. of California-Berkeley (Spring 1997)Google Scholar
  9. 9.
    Wilton, S.: Architectures and Algorithms for Field-Programmable Gate Arrays with Embedded Memories. Ph.D. Dissertation, University of Toronto (1997)Google Scholar
  10. 10.
    Rose, J., Snelgrove, W., Vranesic, Z.: Altor: an automatic standard cell layout program. In: Proc. of Canadian Conf. on VLSI, pp. 169–173 (1985)Google Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 2003

Authors and Affiliations

  • Renqiu Huang
    • 1
  • Tommy Cheung
    • 2
  • Ted Kok
    • 2
  1. 1.University of CincinnatiCincinnatiUSA
  2. 2.Hong Kong University of Science and TechnologyKowloon, HKSARChina

Personalised recommendations