APPT 2003: Advanced Parallel Processing Technologies pp 509-519 | Cite as
Reconfigurable Cipher Processing Framework and Implementation
Abstract
Cryptographic algorithms are computing-intensive. Reconfiguration techniques can change hardware by software and implement multi-grain parallelism to adapt different applications. By studying many cryptographic algorithms, Reconfigurable Cipher Processing Framework (RCPF) is proposed using the method of induction and then the values of framework parameters for RCPF is achieved. According to the framework, a reconfigurable, pipelined architecture RCPFI-g for cipher processing is implemented on Xilinx VirteX II device. 17 cryptographic algorithms have been mapped on the RCPFI-g and simulated. The simulation results show the performance and the flexibility of the implementation. The results prove the framework RCPF and the implemented architecture RCPFI-g is efficient for cipher processing.
Keywords
Cryptographic Algorithm Reconfigurable Architecture Reconfigurable Computing Pipeline Segment Reconfiguration ModePreview
Unable to display preview. Download preview PDF.
References
- 1.Kai-Cheng, L.: Computer Cryptology: Data Secrecy and Security in Computer Network, 2nd edn. Tsinghua University Press, Beijing (1998)Google Scholar
- 2.author, B.S., Shi-Zhong, W., et al.: Applied Cryptography: protocols, algorithms, and source code in C, 2nd edn. China Machine Press, Beijing (2001)Google Scholar
- 3.Qing-Han, S.: Cryptology and Computer Network Security. Tsinghua University Press and Guang Xi Science and Technology Press, Beijing (2001)Google Scholar
- 4.Compton, K., Hauck, S.: Totem: Custom Reconfigurable Array Generation. In: IEEE Symposium on FPGAs for Custom Computing Machines, California (2001)Google Scholar
- 5.Goldstein, S.C., Scbmit, H., Budiu, M., Cadambi, S., Moe, M., Taylor, R.R.: PipeRench: a reconfigurable architecture and compiler. IEEE Computer 33(4), 70–76 (2000)Google Scholar
- 6.Goldstein, S.C., et al.: PipeRench: A Coprocessor for Streaming Multimedia Acceleration. In: Proc. 26th Ann. Int’l Symp. Computer Architecture, pp. 28–39. IEEE CS Press, Los Alamitos (1999)Google Scholar
- 7.Callaban, T.J., Hauser, J.R., Wawrzynek, J.: The Garp: architecture and C compiler. IEEE Computer 33(4), 62–69 (2000)Google Scholar
- 8.Bondalapati, K., Prasanna, V.K.: Loop Pipelining and Optimization for Run Time Reconfiguration. In: Proceedings of 7th Reconfigurable Architectures Workshop, Cancun, Mexico (2000)Google Scholar
- 9.Wakerly, J.F.: Digital Design: Principles and Practices, 3rd edn. Higher Education Press, Beijing (2001)Google Scholar
- 10.Taylor, R.R., Goldstein, S.C.: A High-Performance Flexible Architecture for Cryptography. In: Proceedings of the Workshop on Cryptographic Hardware and Embedded Systems 1999 (CHES), Worcester, MA (1999)Google Scholar