New Round-Robin Scheduling Algorithm for Combined Input-Crosspoint Buffered Switch

  • Igor Radusinovic
  • Zoran Veljovic
Conference paper
Part of the Lecture Notes in Computer Science book series (LNCS, volume 3420)


In this paper a high performance and simple scheduling algorithm for combined input-crosspoint crossbar switches, called exhaustive round-robin (ERR), is presented and analyzed. We propose using of this scheduling system for arbitration at inputs and crosspoints. If the virtual output queue (crosspoint buffer) becomes empty, the input (crosspoint) arbiter updates its pointer to the next location in a fixed order. Otherwise, the pointer remains at the current virtual output queue (crosspoint buffer). It is shown that this new solution achieves 100% throughput for several admissible traffic patterns, including uniform and unbalanced traffic, using only one-cell crosspoint buffers. ERR-ERR ensures service to the queues with high load using the exhaustive service and to the queues with low load using RR selection. Also, the performance of proposed CICQ under unbalanced traffic pattern increases and converges to output buffered switch performance as the crosspoint buffer increases. This scheduling algorithm is based only on the information about cell existing in virtual output queue (crosspoint buffer). Therefore, it requires much less hardware than the proposed algorithms. These results show the advantage of the ERR-ERR CICQ switch as a competitor for the next generation of high-performance packet switches.


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.


  1. 1.
    Karol, M., Hluchyj, M., Morgan, S.: Input versus output queuing on a space division switch. IEEE Trans. on Commun. 35, 1347–1356 (1987)CrossRefGoogle Scholar
  2. 2.
    Karol, M., Eng, K., Obara, H.: Improving the performance of input-queued ATM packet switches. In: Proceedings of IEEE INFOCOM 1992, pp. 110–115 (1992)Google Scholar
  3. 3.
    Tamir, Y., Frazier, G.: High performance multi-queue buffers for VLSI communications switches. In: Proceedings of 15th Ann. symp. on Comp. Arch., pp. 342–354 (1988)Google Scholar
  4. 4.
    Nebeshima, M.: Performance evaluation of a combined input- and crosspoint-queued switch. IEICE Trans. Commun. E83-B(3) (2000)Google Scholar
  5. 5.
    Rojas-Cessa, R., Oki, E., Jing, Z., Chao, H.J.: CIXB-1: Combined input one-cell-crosspoint buffered switch. In: Proceedings of IEEE WHPSR 2001, pp. 324–329 (2001)Google Scholar
  6. 6.
    Javidi, T., Magill, R., Hrabik, T.: A High-Throughput Scheduling Algorithm for a Buffered Crossbar Switch Fabric. In: Proceedings of IEEE ICC 2001 (2001)Google Scholar
  7. 7.
    Radusinovic, I., Pejanovic, M., Petrovic, Z.: Impact of Scheduling Algorithms on Performances of Buffered Crossbar Switch fabrics. In: Proceedings of IEEE ICC 2002 (2002)Google Scholar
  8. 8.
    Mhamdi, L., Hamdi, M.: MCBF: A High-Performance Scheduling Algorithm for Buffered Crossbar Switches. IEEE Communications Letters 7(9), 451–453 (2003)CrossRefGoogle Scholar
  9. 9.
    McKeown, N.: Scheduling Algorithm for Input-queued cell switches. Ph.D. dissertation, Dept. EECS., Univ. California at Berkeley, Berkeley, CA (1995)Google Scholar
  10. 10.
    Rojas-Cessa, R., Oki, E.: Round-Robin Selection with Adaptable-Size Frame in a Combined Input-Crosspoint Buffered Switch. IEEE Communications Letters 7(11), 555–557 (2003)CrossRefGoogle Scholar
  11. 11.
    Gunther, N.J., Christensen, K.J., Yoshiqoe, K.: Characterization of the Burst Stabilization Protocol for the RR/RR CICQ Switch. In: Proceedings of IEEE Conference on Local Computer networks, pp. 260–269 (2003)Google Scholar
  12. 12.
    Yoshiqoe, K., Christensen, K.J., Jacob, A.: The RR/RR CICQ Switch: Hardware design for 10-Gbps Link speed. In: Proceedings of IEEE Performance, Computing and Communications Conference, April 2003, pp. 481–485 (2003)Google Scholar
  13. 13.
    Katevenis, M., Passas, G., Simos, D., Papaefstathiou, I., Chrysos, N.: Variable Packet Size Buffered Crossbar (CICQ) switches. In: Proceedings of IEEE ICC 2004 (2004)Google Scholar
  14. 14.
    Christensen, K.J., Yoshiqoe, K., Roginsky, A., Gunther, N.: Performance of Packet-to-Cell Segmentation Schemes in Input Buffered Packet Switches. In: Proceedings of IEEE ICC 2004 (2004)Google Scholar
  15. 15.
    Li, Y., Panwar, S., Chao, H.J.: Performance analysis of an exhaustive service dual round-robin scheduling algorithm. In: Proceedings of IEEE HPSR 2002 (2002)Google Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 2005

Authors and Affiliations

  • Igor Radusinovic
    • 1
  • Zoran Veljovic
    • 1
  1. 1.Department of Electrical EngineeringUniversity of MontenegroPodgoricaMontenegro

Personalised recommendations