Advertisement

High Yield Standard Cell Libraries: Optimization and Modeling

  • Nicola Dragone
  • Michele Quarantelli
  • Massimo Bertoletti
  • Carlo Guardiani
Conference paper
Part of the Lecture Notes in Computer Science book series (LNCS, volume 3254)

Abstract

In this paper, we present a flow for architecting standard cell libraries in nanometer technologies. The proposed approach relies on a Yield Characterization Environment to evaluate a set of manufacturability metrics and analyze multiple design trade-offs. We have identified four classes of manufacturability objectives that we addressed in our standard cell architectures: Average Functional Yield, Functional Yield Consistency, Performance Consistency and Leakage. Cells optimized for different manufacturability objectives present different trade-offs and require different layout architectures. We will show examples of such different trade-offs and architectural requirements and show the impact of adopting high-manufacturability standard cells on product Yields.

Keywords

Standard Cell Design Flow Timing Slack NAND2 Gate Cell Library 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. 1.
    Keutzer, K., Kolwicz, K., Lega, M.: Impact of library size on the quality of automated synthesis. In: Proc. of ICCAD, pp. 120–123 (1987)Google Scholar
  2. 2.
    Scott, K., Keutzer, K.: Improving cell libraries for synthesis. In: Proc. of CICC, pp. 128–131 (1994)Google Scholar
  3. 3.
    Strojwas, A.J., Director, S.W.: VLSI: linking design and manufacturing. IEEE Spectrum (10), 24–28 (1988)CrossRefGoogle Scholar
  4. 4.
    Nag, P.K., Maly, W.: Hierarchical extraction of critical area for shorts in very large ICs. Proceedings of International Workshop on Defect and Fault Tolerance in VLSI Systems, 19–27 (November 1995)Google Scholar
  5. 5.
    Heineken, H.T., Maly, W.: Manufacturability analysis environment - MAPEX. In: Proceedings of Custom Integrated Circuits Conference (May 1994)Google Scholar
  6. 6.
    Ciplickas, D.J., Li, X., Strojwas, A.J.: Predictive yield modeling of VLSIC’s. In: 5th International Workshop on Statistical Metrology, pp. 28–37 (2000)Google Scholar
  7. 7.
    YRS User’s manual”, PDF Solutions, Inc. Google Scholar
  8. 8.
    PDF Solutions,Successful Integration of DFM Nanometer Era Design Flows, CICC 2004 (2004) (to be published)Google Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 2004

Authors and Affiliations

  • Nicola Dragone
    • 1
  • Michele Quarantelli
    • 1
  • Massimo Bertoletti
    • 1
  • Carlo Guardiani
    • 1
  1. 1.PDF SolutionsDesenzanoItaly

Personalised recommendations