High Yield Standard Cell Libraries: Optimization and Modeling
In this paper, we present a flow for architecting standard cell libraries in nanometer technologies. The proposed approach relies on a Yield Characterization Environment to evaluate a set of manufacturability metrics and analyze multiple design trade-offs. We have identified four classes of manufacturability objectives that we addressed in our standard cell architectures: Average Functional Yield, Functional Yield Consistency, Performance Consistency and Leakage. Cells optimized for different manufacturability objectives present different trade-offs and require different layout architectures. We will show examples of such different trade-offs and architectural requirements and show the impact of adopting high-manufacturability standard cells on product Yields.
KeywordsStandard Cell Design Flow Timing Slack NAND2 Gate Cell Library
Unable to display preview. Download preview PDF.
- 1.Keutzer, K., Kolwicz, K., Lega, M.: Impact of library size on the quality of automated synthesis. In: Proc. of ICCAD, pp. 120–123 (1987)Google Scholar
- 2.Scott, K., Keutzer, K.: Improving cell libraries for synthesis. In: Proc. of CICC, pp. 128–131 (1994)Google Scholar
- 4.Nag, P.K., Maly, W.: Hierarchical extraction of critical area for shorts in very large ICs. Proceedings of International Workshop on Defect and Fault Tolerance in VLSI Systems, 19–27 (November 1995)Google Scholar
- 5.Heineken, H.T., Maly, W.: Manufacturability analysis environment - MAPEX. In: Proceedings of Custom Integrated Circuits Conference (May 1994)Google Scholar
- 6.Ciplickas, D.J., Li, X., Strojwas, A.J.: Predictive yield modeling of VLSIC’s. In: 5th International Workshop on Statistical Metrology, pp. 28–37 (2000)Google Scholar
- 7.YRS User’s manual”, PDF Solutions, Inc. Google Scholar
- 8.PDF Solutions,Successful Integration of DFM Nanometer Era Design Flows, CICC 2004 (2004) (to be published)Google Scholar