Evaluating Fault Emulation on FPGA

  • Peeter Ellervee
  • Jaan Raik
  • Valentin Tihhomirov
  • Kalle Tammemäe
Part of the Lecture Notes in Computer Science book series (LNCS, volume 3203)

Abstract

We present an evaluation of accelerating fault simulation by hardware emulation on FPGA. Fault simulation is an important subtask in test pattern generation and it is frequently used throughout the test generation process. In order to evaluate possible simulation speed possibilities, we made a feasibility study of using reconfigurable hardware by emulating circuit under analysis together with fault insertion structures on FPGA. Experiments showed that it is beneficial to use emulation for circuits/methods that require large numbers of test vectors, e.g., sequential circuits and/or genetic algorithms.

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. 1.
    Seshu, S.: On an improved diagnosis program. IEEE Trans. on Electron. Comput. EC-14, 76–79 (1965)CrossRefGoogle Scholar
  2. 2.
    McGeer, P., McMillan, K., Saldanha, A., Sangiovanni-Vincetelli, A., Scaglia, P.: Fast Discrete Function Evaluation Using Decision Diagrams. In: Proc. of ICCAD 1995, pp. 402–407 (November 1995)Google Scholar
  3. 3.
    Axis Systems Uses World’s Largest FPGAs from Xilinx to Deliver Most Efficient Verification System in the Industry. Xilinx Press Release #0273, http://www.xilinx.com/
  4. 4.
    Sedaghat-Maman, R., Barke, E.: A New Approach to Fault Emulation. In: Proc. of Rapid System Prototyping, pp. 173–179 (June 1997)Google Scholar
  5. 5.
    Ellervee, P., Raik, J., Tihhomirov, V.: Fault Emulation on FPGA: A Feasibility Study. In: Proc. of Norchip 2003, Riga, Latvia, November 11-12 (2003)Google Scholar
  6. 6.
    Abramovici, M., Menon, P.: Fault Simulation on Reconfigurable Hardware. In: Proc. of FPGAs for Custom Computing Machines, pp. 182–190 (April 1997)Google Scholar
  7. 7.
    Lu, S.-K., Chen, J.-L., Wu, C.-W., Chang, W.-F., Huang, S.-Y.: Combinational Circuit Fault Diagnosis Using Logic Emulation. In: Proc. of ISCAS 2003, vol. 5, pp. 549–552 (2003)Google Scholar
  8. 8.
    Alderighi, M., D’Angelo, S., Mancini, M., Sechi, G.R.: A Fault Injection Tool for SRAMbased FPGAs. In: Proc. of 9th IEEE International On-Line Testing Symposium (IOLTS 2003), pp. 129–133 (July 2003)Google Scholar
  9. 9.
    Wieler, R., Zhang, Z., McLeod, R.D.: Simulating Static and Dynamic Faults in BIST Structures with a FPGA Based Emulator. In: Hartenstein, R.W., Servit, M.Z. (eds.) FPL 1994. LNCS, vol. 849, pp. 240–250. Springer, Heidelberg (1994)Google Scholar
  10. 10.
    Cheng, K.-T., Huang, S.-Y., Dai, W.-J.: Fault emulation: a new approach to fault grading. In: Proc. of ICCAD 1995, pp. 681–686 (November 1995)Google Scholar
  11. 11.
    Burgun, L., Reblewski, F., Fenelon, G., Barbier, J., Lepape, O.: Serial fault emulation. In: Proc. DAC 1996, Las Vegas, USA, pp. 801–806 (June 1996)Google Scholar
  12. 12.
    Hwang, S.-A., Hong, J.-H., Wu, C.-W.: Sequential Circuit Fault Simulation Using Logic Emulation. IEEE Trans. on CAD of Int. Circuits and Systems 17(8), 724–736 (1998)CrossRefGoogle Scholar
  13. 13.
    Wieler, R., Zhang, Z., McLeod, R.D.: Emulating Static Faults Using a Xilinx Based Emulator. In: Proc. of IEEE Symposium on FPGAs for Custom Computing Machines, pp. 110–115 (April 1995)Google Scholar
  14. 14.
    Jervan, G., Markus, A., Paomets, P., Raik, J., Ubar, R.: Turbo Tester: A CAD System for Teaching Digital Test. In: Microelectronics Education, pp. 287–290. Kluwer Academic Publishers, Dordrecht (1998)Google Scholar
  15. 15.
    Turbo Tester home page, http://www.pld.ttu.ee/tt
  16. 16.
    Pradhan, D.K., Liu, C., Chakraborty, K.: EBIST: A Novel Test Generator with Built in Fault Detection Capability. In: Proc. of DATE 2003, Munich, Germany, pp. 224–229 (March 2003)Google Scholar
  17. 17.
    Xilinx, Inc. home page, http://www.xilinx.com/
  18. 18.
    XESS Corp. home page, http://www.xess.com/
  19. 19.
    Celoxica, Ltd. home page, http://www.celoxica.com/

Copyright information

© Springer-Verlag Berlin Heidelberg 2004

Authors and Affiliations

  • Peeter Ellervee
    • 1
  • Jaan Raik
    • 1
  • Valentin Tihhomirov
    • 1
  • Kalle Tammemäe
    • 1
  1. 1.Department of Computer EngineeringTallinn University of TechnologyTallinnEstonia

Personalised recommendations