High Throughput Serpent Encryption Implementation

  • Jesús Lázaro
  • Armando Astarloa
  • Jagoba Arias
  • Unai Bidarte
  • Carlos Cuadrado
Conference paper
Part of the Lecture Notes in Computer Science book series (LNCS, volume 3203)


Very high speed and small area hardware architectures of the Serpent encryption algorithm are presented in this paper. The Serpent algorithm was a submission to the National Institute of Technology (NIST) as a proposal for the Advanced Encryption Standard (FIPS-197). Although it was not finally selected, Serpent was considered very secure and with a high potential in hardware implementations. Among others, a fully pipelined Serpent architecture is described in this paper and when implemented in a Virtex-II X2C2000-6 FPGA device, it runs at a throughput of 40 Gbps.


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.


  1. 1.
    US NIST: (Advanced Encryption Standard),
  2. 2.
    IST-1999-12324: (New European Schemes for Signatures, Integrity, and Encryption),
  3. 3.
    Matsui, M.: New Block Encryption Algorithm MISTY. LNCS, pp. 54–68 (1997)Google Scholar
  4. 4.
    Aoki, K., Ichikawa, T., Kanda, M., Matsui, M., Moriai, S., Nakajima, J., Tokita, T.: Camellia: A 128-Bit Block Cipher Suitable for Multiple Platforms - Design and Analysis. In: Selected Areas in Cryptography, pp. 39–56 (2000)Google Scholar
  5. 5.
    Handschuh, H., Naccache, D.: SHACAL. 1st NESSIE Workshop (2000),
  6. 6.
    (Burwick, C., Coppersmith, D., D’Avignon, E., Gennaro, R., Halevi, S., Jutla, C., Jr., S.M.M., O’Connor, L., Peyravian, M., Safford, D., Zunicof, N.)Google Scholar
  7. 7.
    Rivest, R., Robshaw, M., Sidney, R., Yin, Y.L.: The RC6TM Block Cipher (1998),
  8. 8.
    Daemen, J., Rijmen, V.: (Aes proposal: Rijndael),
  9. 9.
    Anderson, R., Biham, E., Knudsen, L.: (Serpent: A Proposal for the Advanced Encryption Standard),
  10. 10.
    Schneier, B., Kelsey, J., Whiting, D., Wagner, D., Hall, C., Ferguson, N.: (Twofish: A 128-Bit Block Cipher),
  11. 11.
    George, M.: The Virtex-II DCM Digital Clock Manager. Xcell Journal Online 7/1/01 (2001),
  12. 12.
    McLoone, M., McCanny, J.: Very High Speed 17 Gbps SHACAL Encryption Architecture. In: Y. K. Cheung, P., Constantinides, G.A. (eds.) FPL 2003. LNCS, vol. 2778, pp. 111–120. Springer, Heidelberg (2003)CrossRefGoogle Scholar
  13. 13.
    Leong, M., Cheung, O., Tsoi, K., Leong, P.: A Bit-Serial Implementation of the International Data Encryption Algorithm IDEA. In: IEEE Symposium on FCCMs (2000)Google Scholar
  14. 14.
    Standaert, F., Rouvroy, G.: Efficient FPGA Implementation of Block Ciphers Khazad and MISTY1. In: 3rd NESSIE Workshop (2002),
  15. 15.
    Ichikawa, T., Sorimachi, T., Kasuya, T., Matsui, M.: On the criteria of hardware evaluation of block ciphers(1). Technical report, IEICE, ISEC2001-53 (2001)Google Scholar
  16. 16.
    Beuchat, J.: High Throughput Implementations of the RC6 Block Cipher Using Virtex-E and Virtex-II Devices. Technical report, INRIA Research Report (2002),
  17. 17.
    Rouvroy, G., Standaert, F.X., Quisquater, J.J., Legat, J.D.: Efficient Uses of FPGAs for Implementations of DES and Its Experimental Linear Cryptanalysis. IEEE Transactions on Computers 52, 473–482 (2003)CrossRefGoogle Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 2004

Authors and Affiliations

  • Jesús Lázaro
    • 1
  • Armando Astarloa
    • 1
  • Jagoba Arias
    • 1
  • Unai Bidarte
    • 1
  • Carlos Cuadrado
    • 1
  1. 1.Escuela Superior de IngenierosUniversity of the Basque CountryBilbaoSpain

Personalised recommendations