The Chess Monster Hydra
With the help of the FPGA technology, the boarder between hard- and software has vanished. It is now possible to develop complex designs and fine grained parallel applications without the long-lasting chip design cycles. Additionally, it has become easier to write coarse grained parallel applications with the help of message passing libraries like MPI. The chess program Hydra is a high level hardware-software co-design application which profits from both worlds. We describe the design philosophy, general architecture and performance of Hydra. The time critical part of the search tree, near the leaves, is explored with the help of fine grain parallelism of FPGA cards. For nodes near the root, the search algorithm runs distributed on a cluster of conventional processors. A nice detail is that the FPGA cards allow the implementation of sophisticated chess knowledge without decreasing the computational speed.
Unable to display preview. Download preview PDF.
- 1.Condon, J.H., Thompson, K.: Belle chess hardware. In: Clarke, M.R.B. (ed.) Advances in Computer Chess III, pp. 44–54. Pergamon Press, Oxford (1982)Google Scholar
- 2.Feldmann, R., Mysliwietz, M., Monien, B.: Studying overheads in massively parallel min/max-tree evaluation. In: In proc. of SPAA 1994, NY, pp. 94–104 (1994)Google Scholar
- 4.Hsu, F.-H., Anantharaman, T.S., Campbell, M.S., Nowatzyk, A.: Computers, Chess, and Cognition. ch. 5 Deep Thought, pp. 55–78. Springer, Heidelberg (1990)Google Scholar
- 7.Slate, D.J., Atkin, L.R.: Chess 4.5 - the northwestern university chess program. In: Frey, P.W. (ed.) Chess Skill in Man and Machine, pp. 82–118. Springer, Heidelberg (1977)Google Scholar