Advertisement

Investigation of Junctionless Transistor Based DRAM

  • Md. H. R. AnsariEmail author
  • Nupur Navlakha
  • Jyi-Tsong Lin
  • Abhinav Kranti
Conference paper
Part of the Springer Proceedings in Physics book series (SPPHY, volume 215)

Abstract

In this work, we have investigated Double Gate junctionless transistor based capacitorless Dynamic Random Access Memory (1T-DRAM). The back gate is responsible for formation of an electrostatic potential well, while the front gate distinguishes the two states based on the charge stored at the back. The read operation is performed through drift-diffusion mechanism. The independent gate operation results in a retention time of 170 ms for gate length of 400 nm at 85 °C.

Notes

Acknowledgements

This work was supported by Department of Science and Technology Government of India, through Global Innovation and Technology Alliance under Grant no. GITA/DST/TWN/P-70/2015 and supported in part by the National Science Council of Taiwan, R.O.C., under Contact 104-2923-E-110-001-MY3.

References

  1. 1.
    J.P. Colinge et al., Nanowire transistors without junctions. Nat. Nanotechnol. 5, 225–229 (2010)ADSCrossRefGoogle Scholar
  2. 2.
    S. Okhonin, M. Nagoga, J.M. Sallese, P. Fazan, A capacitor-less 1T-DRAM cell. IEEE Electron Device Lett. 23(2), 85–87 (2002)ADSCrossRefGoogle Scholar
  3. 3.
    E. Yoshida, T. Tanaka, A capacitorless 1T-DRAM technology using gate-induced drain-leakage (GIDL) current for low-power and high-speed embedded memory. IEEE Trans. Electron Devices 53(4), 692–697 (2006)ADSCrossRefGoogle Scholar
  4. 4.
    Z. Zhou, J.G. Fossum, Z. Lu, Physical insights on BJT-based 1T DRAM cells. IEEE Electron Device Lett. 30(5), 565–567 (2009)ADSCrossRefGoogle Scholar
  5. 5.
    N. Navlakha, J.-T. Lin, A. Kranti, Improving retention time in tunnel field effect transistor based dynamic memory by back gate engineering. J. Appl. Phys. 119(21), 214501 (2016)CrossRefGoogle Scholar
  6. 6.
    G. Giusi, G. Iannaccone, Junction engineering of 1T-DRAMs. IEEE Electron Device Lett. 34(3), 408–410 (2013)ADSCrossRefGoogle Scholar
  7. 7.
    Atlas User’s Manual, (Silvaco Inc., 2012)Google Scholar
  8. 8.
    M. Gupta, A. Kranti, Steep-switching germanium junctionless MOSFET with reduced OFF-state tunneling. IEEE Trans. Electron Devices 64(9), 1–6 (2017)CrossRefGoogle Scholar
  9. 9.
    S. Gundapaneni, M. Bajaj, R.K. Pandey, K.V.R.M. Murali, S. Ganguly, A. Kottantharayil, Effect of band-to-band tunneling on junctionless transistors. IEEE Trans. Electron Devices 59(4), 1023–1029 (2012)ADSCrossRefGoogle Scholar
  10. 10.
    G. Giusi, Physical insights of body effect and charge degradation in floating-body DRAMs. Solid-State Electron. 95, 1–7 (2014)ADSCrossRefGoogle Scholar

Copyright information

© Springer Nature Switzerland AG 2019

Authors and Affiliations

  • Md. H. R. Ansari
    • 1
    Email author
  • Nupur Navlakha
    • 1
  • Jyi-Tsong Lin
    • 2
  • Abhinav Kranti
    • 1
  1. 1.Discipline of Electrical EngineeringIndian Institute of Technology IndoreSimrol, IndoreIndia
  2. 2.Department of Electrical EngineeringNational Sun Yat-Sen UniversityKaohsiungTaiwan, Republic of China

Personalised recommendations