Challenging CPS Trade-off Adaptivity with Coarse-Grained Reconfiguration

  • Francesca Palumbo
  • Carlo Sau
  • Tiziana FanniEmail author
  • Luigi Raffo
Conference paper
Part of the Lecture Notes in Electrical Engineering book series (LNEE, volume 512)


Cyber Physical Systems are highly adaptive systems, prone to change behaviour due to external/internal conditions. From the computation point of view, reconfigurable systems may address adaptation. In this paper, by a set of examples we show how coarse-grained reconfiguration may successfully allow achieving dynamic trade-off management, while considering different technology targets and different design flows.


Cyber Physical systems Hardware reconfiguration Adaptive systems Datapath merging 



This work has received funding from the EU Commission’s H2020 Programme under grant agreement No 732105.


  1. 1.
    Ren, R., et al.: Energy-aware decoder management: a case study on RVC-CAL specification based on just-in-time adaptive decoder engine. IEEE Trans. Consum. Electron. 60(3), 499–507 (2014)CrossRefGoogle Scholar
  2. 2.
    Yan, M., et al.: ProDFA: accelerating domain applications with a coarse-grained runtime reconfigurable architecture. In: Parallel and Distributed Systems Conference (2012)Google Scholar
  3. 3.
    Ansaloni, G., et al.: Integrated kernel partitioning and scheduling for coarse-grained reconfigurable arrays. IEEE Trans. CAD Integr. Circuits Syst. 31(12), 1803–1816 (2012)CrossRefGoogle Scholar
  4. 4.
    Sau, C., et al.: Automated design flow for multi-functional dataflow-based platforms. J. Signal Process. Syst. 85(1), 143–165 (2016). Scholar
  5. 5.
    Daemen, J., Rijmen, V.: The Design of Rijndael: AES-The Advanced Encryption Standard. Springer (2002)Google Scholar
  6. 6.
    Moradi, A., et al.: Pushing the limits: a very compact and a threshold implementation of AES. In: Theory and Application of Cryptographic Techniques Conference (2011)CrossRefGoogle Scholar
  7. 7.
    Banik, S., et al.: Exploring energy efficiency of lightweight block ciphers. In: Selected Areas in Cryptography Conference (2015)Google Scholar
  8. 8.
    Sullivan, G.J., et al.: Overview of the high efficiency video coding (HEVC) standard. IEEE Trans. Circuits Syst. Video Tech. 22(12), 1649–1668 (2012)CrossRefGoogle Scholar
  9. 9.
    Nogues, E., et al.: A modified HEVC decoder for low power decoding. In: Conference on Computing Frontiers (2015)Google Scholar
  10. 10.
    Palumbo, F., et al.: Runtime energy versus quality tuning in motion compensation filters for HEVC. In: Programmable Devices and Embedded Systems Conference (2016)CrossRefGoogle Scholar
  11. 11.
    Palumbo, F., et al.: Power-awarness in coarse-grained reconfigurable multi-functional architectures: a dataflow based strategy. J. Signal Process. Syst. 87(1), 81–106 (2017). Scholar

Copyright information

© Springer International Publishing AG, part of Springer Nature 2019

Authors and Affiliations

  • Francesca Palumbo
    • 1
  • Carlo Sau
    • 2
  • Tiziana Fanni
    • 2
    Email author
  • Luigi Raffo
    • 2
  1. 1.University of SassariSassariItaly
  2. 2.University of CagliariCagliariItaly

Personalised recommendations