Advertisement

High-Order Sigma-Delta Modulators

  • Isacco Arnaldi
Chapter

Abstract

This chapter comprises two sets of exercises. In the first set, the main properties of a third-order modulator (MOD3) are investigated, following the procedure of previous chapters. Based on the simulations proposed, it is demonstrated that modulators with noise-shaping order higher than two can be unstable for some or even all possible inputs, usually displaying chaotic limit cycle behavior unrelated to the input signal when unstable. However, careful architecture selection for single-loop modulators – which entails controlling the form of NTF to limit its maximum gain – and the implementation of multi-bit quantization will be investigated, with the aim to demonstrate how high-order modulators stability and stable input range can be increased. Following the results obtained from the simulations proposed, an investigation of the theory required to design efficient high-order modulators will be presented. The architectures analyzed comprise Cascaded Integrators Feedback (CIFB), Cascaded Integrators Feedforward (CIFF), Cascaded Resonators Feedback (CRFB), and Cascaded Resonators Feedforward (CRFF). Regarding the second section of this chapter, the widely used MATLAB®-based Schreier’s Delta-Sigma Toolbox is introduced as an effective tool to generate coefficients for generic high-order modulator structures. Moreover, a simple design example to demonstrate the procedure to generate the coefficients required by the Simulink® models provided will be presented.

Supplementary material

References

  1. 1.
    Schreier R, Temes GC. Understanding Delta-Sigma data converters. Hoboken: Wiley; 2005.Google Scholar
  2. 2.
    Oppenheim AV, Schafer RW. Discrete-time signal processing. New Jersey: Prentice-Hall Inc.; 1989.MATHGoogle Scholar
  3. 3.
    Reiss JD. Understanding Sigma-Delta modulation: the solved and unsolved Isses. JAES. 2008;56(1/2):49–64.Google Scholar
  4. 4.
    De la Rosa JM, Del Rio RF. CMOS Sigma-Delta converters: practical design guide. London: Wiley; 2013.CrossRefGoogle Scholar
  5. 5.
    Candy JC, Temes GC. Oversampling Delta-Sigma data converters: theory, design and simulation. New York: Wiley-IEEE Press; 1991.CrossRefGoogle Scholar
  6. 6.
    Geerts Y, Steyaert M, Sansen W. Design of multibit Delta Sigma A/D converters. New York: Kluwer Academic Publisher; 2002.Google Scholar
  7. 7.
    Casier H, Steyaert M, Van Roermund AHM. Analog circuit design: Robust design, Sigma Delta converters, RFID. London: Springer; 2011.CrossRefGoogle Scholar
  8. 8.
    Norsworthy SR, Schreier R, Temes GC. Delta-Sigma data converters: theory, design and simulation. New York: Wiley-IEEE Press; 1996.CrossRefGoogle Scholar
  9. 9.
    Medeiro F, Verdù BP, Vazquez AR. Top down design of high performance Sigma Delta modulators. New York: Kluwer Academic Publisher; 1999.CrossRefGoogle Scholar
  10. 10.
    Pohlmann KC. Principles of digital audio. London: McGraw-Hill; 2008.Google Scholar
  11. 11.
    Bourdopoulos G, et al. Delta-Sigma modulators: modelling, design and applications. London: Imperial College Press; 2003.CrossRefGoogle Scholar
  12. 12.
    Lee K, Temes GC. Enhanced split-architecture Delta-Sigma ADC. Electron Lett. 2006;42(13):737–8.CrossRefGoogle Scholar
  13. 13.
    Lee K, Bonu M, Temes GC. Noise-coupled Delta-Sigma ADCs. Electron Lett. 2006;42(24):1381–2.CrossRefGoogle Scholar
  14. 14.
    Lee K, Miller MR, Temes GC. An 8.1 mW, 82 dB Delta-Sigma ADC with 1.9 MHz BW and 98 dB THD. IEEE J Solid State Circuits. 2009;44(8):2202–11.CrossRefGoogle Scholar
  15. 15.
    Schreier R. An empirical study of high-order single-bit Delta-Sigma modulators. IEEE Trans Circuits Syst II. 1993;40(8):461–6.CrossRefGoogle Scholar

Copyright information

© Springer International Publishing AG, part of Springer Nature 2019

Authors and Affiliations

  • Isacco Arnaldi
    • 1
  1. 1.CaldognoItaly

Personalised recommendations