Advertisement

Design Example IV: Advanced Encryption Standard (AES)

  • Stéphane Badel
  • Can Baltaci
  • Alessandro Cevrero
  • Yusuf Leblebici
Chapter

Abstract

In this chapter, a fourth design example is presented. The implemented circuit is the Advanced Encryption Standard (AES) which is another cryptographic block. In this implementation, the static power consumption of the MCML gates is reduced by applying the Power Gated MCML (PG-MCML) technique where the current source of the gates is switched off when there is no activity. The example block is implemented by using both MCML and CMOS gates. The power consumption, area, and the DPA-resistance figures with the one of static CMOS and conventional MCML are compared. The results show that the PG-MCML library can achieve a power consumption comparable with the one of static CMOS, thus proving that PG-MCML cells can suit the strict power budget of battery operated devices.

References

  1. 1.
    S. Badel, E. Güleyüpoğlu, Ö. İnać, A. Peña Martinez, P. Vietti, F.K. Gürkaynak, Y. Leblebici, A generic standard cell design methodology for differential circuit styles, in Design Automation and Test in Europe (DATE), 2008Google Scholar
  2. 2.
    E. Brier, C. Clavier, F. Olivier, Correlation power analysis with a leakage model, in Cryptographic Hardware and Embedded Systems—CHES 2004, ed. by M. Joye, J.-J. Quisquater. Lecture Notes in Computer Science, vol. 3156 (Springer, Berlin, 2004), pp. 16–29Google Scholar
  3. 3.
    S. Henzler, Power Management of Digital Circuits in Deep Sub-micron CMOS Technologies (Springer, Dordrecht, 2006)Google Scholar
  4. 4.
    D. Lampret, OpenRISC 1000 Architecture Manual, April 2006Google Scholar
  5. 5.
    NIST, Announcing the Advanced Encryption Standard (AES). Federal Information Processing Standards Publication 197, November 2001Google Scholar
  6. 6.
    F. Regazzoni, A. Cevrero, F.-X. Standaert, S. Badel, T. Kluter, P. Brisk, Y. Leblebici, P. Ienne, A design flow and evaluation framework for DPA-resistant instruction set extensions. In: CHES ’09 Proceedings of the 11th International Workshop on Cryptographic Hardware and Embedded Systems, Lausanne, September 2009Google Scholar
  7. 7.
    S. Tillich, J. Großschädl, Power analysis resistant AES implementation with instruction set extensions. In: Proceedings of the 9th International Workshop on Cryptographic Hardware and Embedded Systems, vol. 4727 (Springer, Berlin, 2007), pp. 303–319Google Scholar

Copyright information

© Springer International Publishing AG, part of Springer Nature 2019

Authors and Affiliations

  • Stéphane Badel
    • 1
  • Can Baltaci
    • 1
  • Alessandro Cevrero
    • 2
  • Yusuf Leblebici
    • 1
  1. 1.École Polytechnique Fédérale de LausanneLausanneSwitzerland
  2. 2.IBM Research – ZurichRüschlikonSwitzerland

Personalised recommendations