A Hybrid Approach for Runtime Analysis Using a Cycle and Instruction Accurate Model
- 1.3k Downloads
Developing a new microchip for an embedded application these days means that the engineer has to take many different design options into account. Evaluating the different processor cores regarding their runtime for a certain algorithm requires simulation tools which make emulation feasible. They come in two flavors: Cycle and instruction accurate simulation. The first one offers a high accuracy regarding the estimated time but is very slow. The second one offers a high simulation speed but only provides a very imprecise estimation of the real runtime. This paper shows a new approach that allows to combine these kinds of simulation to increase the exactness of the estimated time while limiting the additionally required simulation time.
KeywordsRequired Simulation Time Cycle Accurate Model Basic Block Radar Algorithms Constant False Alarm Rate (CFAR)
This work is supported by the Bavarian Research Foundation (BFS) as part of their research project “FORMUS3IC”.
- 1.Adve, R.: Direction of arrival estimation (2013)Google Scholar
- 3.Carlson, T.E., Heirmant, W., Eeckhout, L.: Sniper: exploring the level of abstraction for scalable and accurate parallel multi-core simulation. In: 2011 International Conference for High Performance Computing, Networking, Storage and Analysis (SC), pp. 1–12, November 2011Google Scholar
- 5.Cooper, K.D., Harvey, T.J., Kennedy, K.: A simple, fast dominance algorithm. Softw. Pract. Exp. 4(1–10), 1–8 (2001)Google Scholar
- 6.FFmpeg (2017). http://ffmpeg.org/. Accessed 10 2017
- 7.Fujimoto, R.: Parallel and distributed simulation. In: Proceedings of the 2015 Winter Simulation Conference, WSC 2015, pp. 45–59. IEEE Press, Piscataway (2015)Google Scholar
- 8.Haririan, P., Garcia-Ortiz, A.: Non-intrusive DVFS emulation in gem5 with application to self-aware architectures. In: 2014 9th International Symposium on Reconfigurable and Communication-Centric Systems-on-Chip (ReCoSoC), pp. 1–7, May 2014Google Scholar
- 9.Hsieh, M., Pedretti, K., Meng, J., Coskun, A., Levenhagen, M., Rodrigues, A.: SST + gem5 = a scalable simulation infrastructure for high performance computing. In: Proceedings of the 5th International ICST Conference on Simulation Tools and Techniques, SIMUTOOLS 2012, pp. 196–201. ICST (Institute for Computer Sciences, Social-Informatics and Telecommunications Engineering), ICST, Brussels (2012)Google Scholar
- 11.Menard, C., Jung, M., Castrillon, J., Wehn, N.: System simulation with gem5 and systemC: the keystone for full interoperability. In: Proceedings of the IEEE International Conference on Embedded Computer Systems Architectures Modeling and Simulation (SAMOS). IEEE, July 2017Google Scholar
- 14.Wang, J., Beu, J., Bheda, R., Conte, T., Dong, Z., Kersey, C., Rasquinha, M., Riley, G., Song, W., Xiao, H., Xu, P., Yalamanchili, S.: Manifold: a parallel simulation framework for multicore systems. In: 2014 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS), pp. 106–115, March 2014Google Scholar
- 15.Wenger, J.: Automotive radar - status and perspectives. In: IEEE Compound Semiconductor Integrated Circuit Symposium, CSIC 2005, p. 4, October 2005Google Scholar
- 16.Winkler, V.: Range doppler detection for automotive FMCW radars. In: 2007 European Microwave Conference, pp. 1445–1448, October 2007Google Scholar