Algorithmic Implementation of the Automated System of Gate-Level Simulation of Digital Circuits with Consideration of DF

  • Vazgen Melikyan


An algorithm of logic simulation of digital circuits with consideration of destabilizing factors, preserving the advantages of well-known logic simulation algorithms and at the same time, providing consideration of all the features of the developed model of considering effects - the operation of signals with arbitrary amplitude and duration, change of timing parameters during simulation, etc. is described. Algorithms of mixed-mode simulation with consideration of destabilizing factors are also described, which ensure maximum independence of electrical and logic simulation.


  1. 150.
    Zobrist G., Leonard J.V. Simulation Systems. -CRC Press, 2000. -324p.Google Scholar
  2. 152.
    Barmakov Yu N., Bakharov V.A., Ilyin V.N. et al. Research results for a range of electronic circuit analysis programs // Proc. of USSR universities. Radioelectronics. -1981. N 6. -P. 27-37. (in Russian)Google Scholar
  3. 155.
    Breuer M.A. Latest achievements in design automation and analysis of digital circuits//In book: Automation in Design/under editorship of D. Kalakhan and others. ‑M.: Mir, 1972. -P. 19-47. (in Russian)Google Scholar
  4. 156.
    Batalov B.V., Egorov Yu. B., Rusakov S.G. Mathematical modeling basics of VLSI on PCs. -M.: Radio i svyaz, 1982. -168p. (in Russian)Google Scholar
  5. 160.
    Budulin S.S., Barmaulov Yu M., Berdishyev V.A. Automated design of digital circuits. -M.: Radio i svyaz, 1981. -240p. (in Russian)Google Scholar
  6. 161.
    Waterman S. Digital Logic Simulation and CPLD Programming with VHDL. -Prentice Hall, 2003. -301p.Google Scholar
  7. 162.
    Nguyen Q., Van Le T. Time-parameterized Temporal Logic-based Framework for Discrete-Event Simulation // 9th International Symposium on Languages for Intensional Programming. -Aachen, 1996. -Vol. 11, No. 8. -P. 43-51.Google Scholar
  8. 163.
    Avril H., Tropper C. Scalable Clustered Time Warp and Logic Simulation // VLSI Design. -1999. -Vol. 9, No. 3. -P. 36-42.Google Scholar
  9. 164.
    Kim H., Jean J. Concurrency Preserving Partitioning Algorithm for Parallel Logic Simulation // VLSI Design. -1999. -Vol. 9, No. 3. -P. 23-29.Google Scholar
  10. 165.
    Melikyan V.Sh. Logic simulation algorithm of digital circuits with consideration of environment temperature // Proceedings of 3rd International scientific-technical conference “Innovative Information Technologies and Systems”, Penza, 1998. -P. 158-160. (in Russian)Google Scholar
  11. 166.
    Melikyan V.Sh. Logic simulation of digital circuits with consideration of destabilizing factors // Proceedings of the 5th International Conference on The Experience of Designing and Application of CAD Systems in Microelectronics (CADSM’99), Lvov, 1999. -P. 142-144. (in Russian)Google Scholar
  12. 167.
    Melikyan V., Poghosyan A., Durgaryan A., Petrosyan H., Simonyan M. Method of Parametrical Optimization of Multi-Core Processors // Proceedings of the 31st International Scientific-Technical Conference on “Electronics and Nanotechnologies”, Kiev, Ukraine, 2011. -P. 126-130. (in Russian)Google Scholar
  13. 168.
    Melikyan V.Sh., Simonyan A.Sh. Consideration of external affects in the program of logic analysis // Interuniversity proceedings of YPI “Technical means and mathematical provision of computing systems”, Yerevan, 1990. -P. 61-64. (in Russian)Google Scholar
  14. 169.
    Melikyan V.Sh. Principles of logic simulation of digital circuits with consideration of destabilizing factors // Proceedings of “Computer Science and Information Technologies” International Conference, Yerevan, 1999. -389-393. (in Russian)Google Scholar
  15. 170.
    Melikyan V.Sh., Balagezyan A.R. Key design tools of logic macromodels of digital circuits // Proceedings of “Computer Science and Information Technologies” International Conference, Yerevan, 1999. -P. 394-398. (in Russian)Google Scholar
  16. 171.
    Heydemann M.H. A survey of MOS logic simulation tools // 9th European Solid-State Circuits Conference. -Lausanne, 1983. -P. 19-24.Google Scholar
  17. 172.
    Levin V.I. Dynamics of Logical devices and systems. -M.: Energy, 1980. -224p. (in Russian)Google Scholar
  18. 173.
    Zolotorevich L.A. Delay-Conscious Switch-Level Modeling of MOS LSI Circuits // Russian Microelectronics. -2003. -Vol. 32, No. 3. -P. 182-188.Google Scholar
  19. 174.
    Melikyan V.Sh., Ovasapyan N.O., Petrukhin V.P. United system of logic simulation and layout design of VLSI // Automation design in electronics, “Technics”, Vol. 40, Kiev, 1989. -P. 61-64. (in Russian)Google Scholar
  20. 175.
    Melikyan V., Soghomonyan V., Mkrtchyan E. Model of digital cells’ states in algorithmic calculation//Interuniversity scientific and methodical proceedings. 6.51. Yerevan, 2003. -P. 44-54. (in Armenian)Google Scholar
  21. 176.
    Melikyan V., Kulakhszyan A. Logic models with consideration of leakage delays, quantum and averaged states // Information technologies and management. Vol. 3, Yerevan, 2003. -P. 8-15. (in Armenian)Google Scholar
  22. 177.
    Melikyan V., Kulakhszyan A. Logic models with averaged states // RAs National Academy of Science and SEUA, Yerevan, RA, Vol. 56, No. 3, Yerevan, 2003. -P. 491-499. (in Armenian)Google Scholar
  23. 178.
    Lu S.K., Chen J.L., Wu C.W., Chang W.F., Huang S.Y. Combinational circuit fault diagnosis using logic emulation // IEEE International Symposium on Circuits and Systems (ISCAS). -Bangkok, 2003. -Vol. 5. -P. 549-552.Google Scholar
  24. 179.
    Schittenkopf Ch., Deco G., Brauer W. Finit Automata-Models for the Investigation of Dynamical Systems // Information Processing Letters. -1997. -Vol.63, No. 3. -P. 137-141.Google Scholar
  25. 180.
    Snubald R., Svensson C. Accurate CMOS Models for Event driven logic simulators // European Conference on Circuit Theory and Design (ECCTD). -Stutgard, 1985. -P. 483-485.Google Scholar
  26. 181.
    Wang Z., Maurel P.M. LECSIM: A levelized event driven compiled logic simulator // ACM/IEEE 27th Design Automation Conference. -Orlando, Florida, 1990. -P. 491-496.Google Scholar
  27. 182.
    Hayes J.P. Digital Simulation with multiple logic values // IEEE Transaction on CAD. -1986. -Vol. 5, No. 2. -P. 274-283.CrossRefGoogle Scholar
  28. 183.
    Flake P.L., Moorby P.R., Musgrave G. An Algebra for Logic Strength Simulation // ACM/IEEE 20th Design Automation Conference. -1983. -P. 615-618.Google Scholar
  29. 184.
    Herout A., Szanto L. Logic Simulator Based on Resistor Nets // 7th European Conference on Circuit Theory and Design (ECCTD). -Prague, 1985. -P. 149-152.Google Scholar
  30. 185.
    Keller J., Rauber T., Rederlechner B. Scalability Analysis for Conservative Simulation of Logical Circuits // VLSI Design. -1999. -Vol. 9, No. 3. -P. 8-15.Google Scholar
  31. 186.
    Miszo A. Digital logic testing and simulation. -New York: John Wiley and Sons, 1987. -285p.Google Scholar
  32. 187.
    Bailay M.L., Briner J.V., Chamberlain R.D. Parallel logic simulation of VLSI systems // ACM Computing Surveys. -1994. -Vol. 26, No. 3. -P. 255-294.Google Scholar
  33. 188.
    Steinman J. SPEEDES: A multiple synchronization environment for parallel discrete-event simulation // Journal on Computer Simulation. -1992. Vol. 2. -P. 251-286.Google Scholar
  34. 189.
    Chamberlain R.D. Parallel logic simulation of VLSI systems // ACM/IEEE 32nd Design Automation Conference. -San Francisco, 1995. -P. 139-143.Google Scholar
  35. 190.
    Ferscha A. Parallel and distributed simulation of discrete event systems // Parallel and Distributed Computing Handbook. -McGraw-Hill, 1995. -P. 666-673.Google Scholar
  36. 191.
    Naroska E. Parallel VHDL simulation // ACM/IEEE Conference Design, Automation and Test in Europe (DATE). -Paris, 1998. -P. 159.Google Scholar
  37. 192.
    Longeann D., Richard Shi C.J. Distributed simulation of VLSI circuits via lookahead-free self-adaptive optimistic and conservative synchronization // ACM/IEEE International Conference on Computer Aided Design (ICCAD). -San Jose, 1998. -P. 362.Google Scholar
  38. 193.
    Walker P.A., Ghosh S. Asynchronous, distributed event driven simulation algorithm for execution of VHDL on parallel processors // ACM/IEEE 32nd Design Automation Conference. -San Francisco, 1995. -P. 144.Google Scholar
  39. 194.
    Noble B.L., Chamberlain R.D. Performance of Speculative Computation in Synchronous Parallel Discrete-Event Simulation on Multiuser Execution Platforms // 8th IASTED International Conference on Parallel and Distributed Computing and Systems (PDCS). -Chicago, 1996. -P. 489-494.Google Scholar
  40. 195.
    Noble B.L., Peterson G.D., Chamberlain R.D. Performance of Synchronous Parallel Discrete-event Simulation // 28th International Conference on System Sciences. -Waileau Maui, 1995. -Vol. 2. -P. 185-186.Google Scholar
  41. 196.
    Noble B.L., Wade J.C., Chamberlain R.D. Performance Predictions for Speculative, Syschronous, VLSI Logic Simulation // 34th Annual Simulation Symposium. -Waileau Maui, 2001. -P. 56-64.Google Scholar
  42. 197.
    Chen Y., Noble B.L., Chamberlain R.D. Comparing Edge-cuts to Communications Volume in Parallel VLSI Logic Simulation // 8th IASTED International Conference on Parallel and Distributed Computing and Systems (PDCS). -Chicago, 1996. -P. 481-484.Google Scholar
  43. 198.
    Luksch P. Evaluation of three approaches to parallel logic simulation on a distributed memory multiprocessor // 26th Annual Simulation Symposium. -Arlington, 1993. -P. 2-11.Google Scholar
  44. 199.
    Lewis D. M. A hierarchical compiled code event-driven logic simulator // IEEE Transaction Computer-Aided Design. -1991. -Vol. 10. -P. 726-737.CrossRefGoogle Scholar
  45. 200.
    Melikyan V.Sh. A logic simulation method for reproduction of signal bumps in interconnects // Manual of Engineering Academy of Armenia. Vol. 1, No. 3, Yerevan, 2004. -P. 449-451. (in Russian)Google Scholar

Copyright information

© Springer International Publishing AG, part of Springer Nature 2018

Authors and Affiliations

  • Vazgen Melikyan
    • 1
  1. 1.Director of Educational DepartmentSynopsys Armenia CJSCYerevanArmenia

Personalised recommendations