Advertisement

Graphein: A Novel Optical High-Radix Switch Architecture for 3D Integration

  • Jie Jian
  • Mingche Lai
  • Liquan XiaoEmail author
  • Weixia Xu
Conference paper
Part of the Lecture Notes in Computer Science book series (LNCS, volume 10048)

Abstract

The demand from Exascale computing has made the design of high-radix switch chips an attractive and challenging research field in EHPC (Exascale High-Performance Computing). Recent development of silicon photonic and 3D integration technologies has inspired new methods of designing high-radix switch chips. In this paper, we propose Graphein—a novel optical high-radix switch architecture, which significantly reduces the radix of switch network by distributing a high-radix switch network into multiple layers via 3D integration, and which improves switch bandwidth while lowering switch chips power consumption by using silicon photonic technology. Our theoretical analysis shows that Graphein architecture can achieve 100% throughput. Our simulation shows that the average latencies under both random and hotspot patterns are less than 10 cycles, and the throughput under random pattern is almost 100%. Compared to hi-rise architecture, Graphein ensures the packets from different source ports receive fairer service, thereby yielding more concentrated latency distribution. The Graphein architecture also provides strong performance isolation under random traffic pattern. In addition, the power consumption of the Graphein chip is about 19.2 W, which totally satisfies the power constraint on a high-radix switch chip.

References

  1. 1.
    2015 International Technology Roadmap for Semiconductors, ITRS (2015)Google Scholar
  2. 2.
    SB7700: 36-port Non-blocking Managed EDR 100 Gb/s InfiniBand Switch, Mellanox Technologies (2015)Google Scholar
  3. 3.
    OIF Next Generation Interconnect Framework, April 2013. www.oiforum.com
  4. 4.
    Birrittella, M.S., Debbage, M.: Intel@ Omni-Path Architecture: Enabling Scalable, High Performance Fabrics. IEEE (2015)Google Scholar
  5. 5.
    Biberman, A., Bergman, K.: Optical interconnection networks for high-performance computing systems. IOP Sci. Rep. Prog. Phys. 75, 046402 (15 p.) (2012)Google Scholar
  6. 6.
    Ophir, N., Mineo, C., Mountain, D., Bergman, K.: Silicon photonic microring links for high-bandwidth-density, low-power-chip I/O. IEEE MICRO 33(1), 54–67 (2013)CrossRefGoogle Scholar
  7. 7.
    Koonath, P., Jalali, B.: Multilayer 3-D photonics in silicon. Opt. Exp. 15(20), 12686–12691 (2007)CrossRefGoogle Scholar
  8. 8.
    Morris Jr., R.W.: The three-dimensional stacked nanophotonic network-on-chip architecture with minimal reconfiguration. IEEE Trans. Comput. 63, 243–255 (2014)MathSciNetCrossRefGoogle Scholar
  9. 9.
    Dang, D., Patra, B., Mahapatra, R.: A 2-layer laser multiplexed photonic network-on-chip. In: 16th International Symposium on Quality Electronic Design (2015)Google Scholar
  10. 10.
    Qi, X., Dou, Q., Feng, Q.: Modeling and evaluating the performance of the bufferless optical interconnection network (BOIN). In: Proceedings of the 2009 International Conference on Information Technology and computer Science, vol. 2, pp. 81–85 (2009)Google Scholar
  11. 11.
    Pavlidis, V., Friedman, E.: Three-Dimensional Integrated Circuit Design. Morgan Kaufmann Publishers, San Francisco (2009)Google Scholar
  12. 12.
    Vangal, S., et al.: An 80-Tile 1.28 TFLOPS network-on-chip in 65 nm CMOS. In: IEEE International Solid State Circuits Conference, February 2007Google Scholar
  13. 13.
    Bernstein, K., et al.: Interconnects in the third dimension: design challenges for 3D ICs. In: DAC (2007)Google Scholar
  14. 14.
    Patti, R.S.: Three-dimensional integrated circuits and the future of system-on-chip design. Proc. IEEE 94(6), 1214–1224 (2006)CrossRefGoogle Scholar
  15. 15.
    Jeloka, S., Das, R.: Hi-Rise: a high-radix switch for 3D integration with single-cycle arbitration. In: MICRO (2014)Google Scholar
  16. 16.
    Kim, J., Balfour, J., Dally, W.: Flattened butterfly topology for on-chip networks. In: MICRO (2007)Google Scholar
  17. 17.
    Kim, J., Dally, W.J.: Technology-driven, highly-scalable dragonfly topology. In: ISCA (2008)Google Scholar
  18. 18.
    Scott, S., Abts, D., Kim, J.: The black widow high-radix clos network. In: ISCA (2006)Google Scholar
  19. 19.
    Binkert, N., Davis, A.: The role of optics in future high radix switch design. In: ISCA (2011)Google Scholar
  20. 20.
    Vantrease, D., et al.: Corona: system implications of emerging nanophotonic technology. In: ISCA (2008)Google Scholar
  21. 21.
    Pan, Y., et al.: Flexishare: channel sharing for an energy-efficient nanophotonic crossbar. In: HPCA (2010)Google Scholar
  22. 22.
    Vantrease, D., et al.: Light speed arbitration and flow control for nanophotonic interconnects. In: MICRO (2009)Google Scholar
  23. 23.
    Chan, J., Hendry, G., Bergman, K.: Phoenixsim: a simulator for physical-layer analysis of chip-scale photonic interconnection networks. In: DATE: Design, Automation and Test in Europe, March 2010Google Scholar
  24. 24.
    Joshi, A., Batten, C., Kwon, Y.: Silicon-photonic clos networks for global on-chip communication. In: IEEE International Symposium on Network-on-Chip (NOCS), San Diego, CA (2009)Google Scholar

Copyright information

© Springer International Publishing AG 2016

Authors and Affiliations

  1. 1.College of ComputerNational University of Defense TechnologyChangshaChina

Personalised recommendations