Introduction

Chapter
First Online:

Abstract

This chapter presents a brief introduction to analog integrated circuit (IC) design automation, with special emphasis to automatic circuit sizing and optimization taking into account layout effects and random variations. First, the motivation to address automatic analog IC design is given, then, a well-accepted design flow for analog ICs that is the starting point for the methodology proposed in this book is described, and finally, the research topics and methods introduced in this text are outlined.

Keywords

Analog IC design Automatic circuit sizing optimization Computer-aided design Electronic design automation 
This is a preview of subscription content, log in to check access.

References

  1. 1.
    World Semiconductor Trade Statistics (2014) WSTS Semiconductor Market Forecast Spring 2014. https://www.wsts.org/PRESS/PRESS-ARCHIVE/WSTS-Semiconductor-Market-Forecast-Spring-2014. Accessed 12 April 2016
  2. 2.
    Moore Gordon E (1998) Cramming more components onto integrated circuits. Proc IEEE 86(1):82–85CrossRefGoogle Scholar
  3. 3.
    International Technology Roadmap for Semiconductors (2012) ITRS 2012 Update. http://www.itrs.net/Links/2012ITRS/Home2012.htm. Accessed 18 Dec 2014
  4. 4.
    Gielen G, Rutenbar R (2000) Computer-aided design of analog and mixed-signal integrated circuits. Proc IEEE 88(12):1825–1852CrossRefGoogle Scholar
  5. 5.
    Gielen G (2005) CAD tools for embedded analogue circuits in mixed-signal integrated systems on chip. IEE Proc Comput Digital Tech 152(3):317–332CrossRefGoogle Scholar
  6. 6.
    IC Insights, Inc. (2014) Analog unit shipments outpacing growth of All IC Product segments. http://www.icinsights.com/data/articles/documents/705.pdf. Accessed 18 July 2014
  7. 7.
    Rutenbar R, Cohn J (2000) Layout tools for analog ICs and mixed-signal SoCs: a survey. In: Proceedings of the 2000 international symposium on Physical design (ISPD ‘00), San Diego, 2000Google Scholar
  8. 8.
    Gielen G, Maricau E, De Wit P (2010) Design automation towards reliable analog integrated circuits. In: IEEE/ACM international conference on computer-aided design, San Jose, 2010Google Scholar
  9. 9.
    Graeb HE (ed) (2010) Analog layout synthesis. Springer, BerlinMATHGoogle Scholar
  10. 10.
    Barros MFM, Guilherme JMC, Horta NCG (2010) Analog circuits and systems optimization based on evolutionary computation techniques. Springer, BerlinCrossRefMATHGoogle Scholar
  11. 11.
    Maricau E, Gielen G (2011) Computer-aided analog circuit design for reliability in nanometer CMOS. IEEE J Emerg Selected Topics Circuits Syst 1(1):50–58CrossRefGoogle Scholar
  12. 12.
    McConaghy T, Breen K, Dyck J, Gupta A (2013) Variation-aware design of custom integrated circuits: a hands-on field guide. Springer-Verlag, New YorkCrossRefGoogle Scholar
  13. 13.
    Pelgrom MJM, Duinmaijer ACJ, Welbers APG (1989) Matching properties of MOS transistors. IEEE J Solid-State Circuits 24(5):1433–1439CrossRefGoogle Scholar
  14. 14.
    Pehl M, Zwerger M, Graeb H (2011) Variability-aware automated sizing of analog circuits considering discrete design parameters. In: International symposium on integrated circuits, Singapore, 12–14 Dec 2011Google Scholar
  15. 15.
    Gielen G, Maricau E, De Wit P (2012) Designing reliable analog circuits in an unreliable world. In: Proceedings of the IEEE 2012 custom integrated circuits conference, San Jose, 9–12 Sept 2012Google Scholar
  16. 16.
    Mentor Graphics (2014) Mentor Graphics. http://www.mentor.com. Accessed 23 Nov 2014
  17. 17.
    Synopsys (2014) Synopsys. http://www.synopsys.com/. Accessed 17 Oct 2014
  18. 18.
    Cadence (2014) Cadence. http://www.cadence.com/. Accessed 17 Oct 2014
  19. 19.
    Dolphin Integration (2016) Dolphin Integration. http://www.dolphin.fr/. Accessed 22 Dec 2016
  20. 20.
    Solido design automation (2015) Solido design automation http://www.solidodesign.com/. Accessed 12 Apr 2015
  21. 21.
    MunEda (2015) MunEDA. http://www.muneda.com/. Accessed 12 Apr 2015
  22. 22.
    Rutenbar RA, Gielen GGE, Roychowdhury J (2007) Hierarchical modeling, optimization, and synthesis for system-level analog and RF designs. Proc IEEE 97(3):640–669CrossRefGoogle Scholar
  23. 23.
    Martins R, Lourenço N, Rodrigues S, Guilherme J, Horta N (2012) AIDA: automated analog IC design flow from circuit level to layout. In: International conference on synthesis, modeling, analysis and simulation methods and applications to circuit design (SMACD), Seville, 19–21 Sept 2012Google Scholar
  24. 24.
    Martins R, Lourenco N, Canelas A, Povoa R, Horta N (2015) AIDA: Robust layout-aware synthesis of analog ICs including sizing and layout generation. In: International conference on synthesis, modeling, analysis and simulation methods and applications to circuit design (SMACD), Istanbul, 7–9 Sept 2015Google Scholar
  25. 25.
    Lourenço N, Horta N (2012) GENOM-POF: multi-objective evolutionary synthesis of analog ICs with corners validation. in: genetic and evolutionary computation conference, Philadelphia, 2012Google Scholar
  26. 26.
    Póvoa R, Lourenço R, Lourenço N, Canelas A, Martins R, Horta N (2014) LC-VCO automatic synthesis using multi-objective evolutionary techniques. In: 2014 IEEE international symposium on circuits and systems (ISCAS), Melbourne VIC, 2014Google Scholar
  27. 27.
    Rocha F, Martins R, Lourenço N, Horta N (2014) Electronic design automation of analog ICs combining gradient models with multi-objective evolutionary algorithms. Springer International PublishingGoogle Scholar
  28. 28.
    Rocha F, Lourenço N, Póvoa R, Martins R, Horta N (2014) A new Metaheuristic combining gradient models with NSGA-II to enhance analog IC synthesis. In: 2013 IEEE Congress on Evolutionary Computation, Cancun, 2013Google Scholar
  29. 29.
    Rocha F, Martins R, Lourenço N, Horta N (2013) Enhancing a layout-aware synthesis methodology for analog ICs by embedding statistical knowledge into the evolutionary optimization kernel. In: Camarinha-Matos L, Tomic S, Graça P (eds) Technological innovation for the internet of things. 4th IFIP WG 5.5/SOCOLNET Doctoral Conference on computing, electrical and industrial systems, DoCEIS 2013, Costa de Caparica, Portugal, April 15–17, 2013. Proceedings, IFIP advances in information and communication technology, vol 394. Springer, Berlin, HeidelbergGoogle Scholar
  30. 30.
    Póvoa R, Lourenço R, Lourenço N, Canelas A, Martins R, Horta N (2015) Synthesis of LC-oscillators using rival multi-objective/multi-constraint optimization Kernels. In: Fakhfakh M, Tlelo-Cuautle E, Fino M (eds) Performance optimization techniques in analog, mixed-signal, and radio-frequency circuit design. IGI Global, Hershey PA, pp 1–27CrossRefGoogle Scholar
  31. 31.
    Lourenço N, Canelas A, Póvoa R, Martins R, Horta N (2015) Floorplan-aware analog IC sizing and optimization based on topological constraints. Integration, VLSI J Elsevier 48:183–197CrossRefGoogle Scholar
  32. 32.
    Lourenco N, Martins R, Horta N (2015) Layout-aware sizing of analog ICs using floorplan and routing estimates for parasitic extraction. In: 2015 design, automation and test in europe conference and exhibition (DATE), Grenoble, 9–13 March 2015Google Scholar

Copyright information

© Springer International Publishing Switzerland 2017

Authors and Affiliations

  1. 1.Instituto de Telecomunicações, Instituto Superior TécnicoUniversidade de LisboaLisbonPortugal

Personalised recommendations