A VHDL-Based Modeling of Network Interface Card Buffers: Design and Teaching Methodology

  • Godofredo R. Garay
  • Andrei Tchernykh
  • Alexander Yu. Drozdov
  • Sergey V. Novikov
  • Victor E. Vladislavlev
Conference paper
Part of the Communications in Computer and Information Science book series (CCIS, volume 595)


The design of High Performance Computing (HPC) relies to a large extent on simulations to optimize components of such complex systems. A key hardware component of the interconnection network in HPC environments is the Network Interface Card (NIC). In spite of the popularity of simulation-based approaches in the computer architecture domain, few authors have focused on simulators design methodologies. In this paper, we describe the stages of implementing a simulation model to solve a real problem—modeling NIC buffer. We present a general methodology for helping users to build Hardware Description Language (HDL)/SystemC models targeted to fulfil features such as performance evaluation of compute nodes. The developed VHDL model allows reproducibility and can be used as a tool in the area of HPC education.


Simulation Design methodology VHDL NIC Real-Time Calculus 



This work is supported by the Ministry of Education and Science of Russian Federation under contract No02.G25.31.0061 12/02/2013 (Government Regulation No 218 from 09/04/2010).


  1. 1.
    Minkenberg, C., Denzel, W., Rodriguez, G., Birke, R.: End-to-end modeling and simulation of high- performance computing systems. In: Bangsow, S. (ed.) Use Cases of Discrete Event Simulation, pp. 201–240. Springer, Heidelberg (2012)CrossRefGoogle Scholar
  2. 2.
    Liao, X.-K., Pang, Z.-B., Wang, K.-F., Lu, Y.-T., Xie, M., Xia, J., Dong, D.-Z., Suo, G.: High performance interconnect network for Tianhe system. J. Comput. Sci. Technol. 30, 259–272 (2015)CrossRefGoogle Scholar
  3. 3.
    Nüssle, M., Fröning, H., Kapferer, S., Brüning, U.: Accelerate communication, not computation! In: Vanderbauwhede, W., Benkrid, K. (eds.) High-Performance Computing Using FPGAs, pp. 507–542. Springer, New York (2013)CrossRefGoogle Scholar
  4. 4.
    Rodriguez, G., Minkenberg, C., Luijten, R.P., Beivide, R., Geoffray, P., Labarta, J., Valero, M., Poole, S.: The network adapter: the missing link between MPI applications and network performance. In: 2012 IEEE 24th International Symposium on Computer Architecture and High Performance Computing (SBAC-PAD), pp. 1–8 (2012)Google Scholar
  5. 5.
    Tan, M., Rosenberg, P., Yeo, J.S., McLaren, M., Mathai, S., Morris, T., Kuo, H.P., Straznicky, J., Jouppi, N.P., Wang, S.-Y.: A high-speed optical multi-drop bus for computer interconnections. Appl. Phys. A 95, 945–953 (2009)CrossRefGoogle Scholar
  6. 6.
    Taylor, S.J.E., Khan, A., Morse, K.L., Tolk, A., Yilmaz, L., Zander, J., Mosterman, P.J.: Grand challenges for modeling and simulation: simulation everywhere—from cyberinfrastructure to clouds to citizens. SIMULATION, 0037549715590594 (2015)Google Scholar
  7. 7.
    Abdulhameed, A., Hammad, A., Mountassir, H., Tatibouet, B.: An approach based on SysML and SystemC to simulate complex systems. In: 2014 2nd International Conference on Model-Driven Engineering and Software Development (MODELSWARD), pp. 555–560 (2014)Google Scholar
  8. 8.
    Bassi, L., Secchi, C., Bonfe, M., Fantuzzi, C.: A SysML-based methodology for manufacturing machinery modeling and design. IEEEASME Trans. Mechatron. 16, 1049–1062 (2011)CrossRefGoogle Scholar
  9. 9.
    Wang, Y., Yu, Y., Xie, C., Zhang, X., Jiang, W.: A proposed approach to mechatronics design education: Integrating design methodology, simulation with projects. Mechatronics 23, 942–948 (2013)CrossRefGoogle Scholar
  10. 10.
    Shafik, R.A., Al-Hashimi, B.M., Chakrabarty, K.: System-level design methodology. In: Mathew, J., Shafik, R.A., Pradhan, D.K. (eds.) Energy-Efficient Fault-Tolerant Systems, pp. 169–210. Springer, New York (2014)CrossRefGoogle Scholar
  11. 11.
    Garay, G.R., Ortega, J., Díaz, A.F., Corrales, L., Alarcón-Aquino, V.: System performance evaluation by combining RTC and VHDL simulation: a case study on NICs. J. Syst. Archit. 59, 1277–1298 (2013)CrossRefGoogle Scholar
  12. 12.
    Ülgen, O.: Simulation Methodology: A Practitioner’s Perspective. Dearborn MI University, Michigan (2006)Google Scholar
  13. 13.
    Alvarez, G.R.G.: A survey of analytical modeling of network interfaces in the era of the 10 Gigabit Ethernet. Presented at the 2009 6th International Conference on Electrical Engineering, Computing Science and Automatic Control, CCE, January 2009 (2009)Google Scholar
  14. 14.
    Kurose, J.F., Ross, K.W.: Computer Networking: A Top-Down Approach: International Edition. Pearson Higher Ed., New York (2013)Google Scholar
  15. 15.
    Karlin, S.C., Peterson, L.: Maximum packet rates for full-duplex ethernet. Department of Computer Science (2002)Google Scholar
  16. 16.
    Gingold, T.: Ghdl-where vhdl meets gcc.
  17. 17.
    Bybell, T.: Gtkwave.
  18. 18.
    Chakraborty, S., Künzli, S., Thiele, L., Herkersdorf, A., Sagmeister, P.: Performance evaluation of network processor architectures: combining simulation with analytical estimation. Comput. Netw. 41, 641–665 (2003)CrossRefzbMATHGoogle Scholar
  19. 19.
    Chakraborty, S., Kunzli, S., Thiele, L.: A general framework for analysing system properties in platform-based embedded system designs. Presented at the Design, Automation and Test in Europe Conference and Exhibition (2003)Google Scholar
  20. 20.
    Garay, G.R., Ortega, J., Alarcon-Aquino, V.: Comparing Real-Time Calculus with the existing analytical approaches for the performance evaluation of network interfaces. In: 21st International Conference on Electrical Communications and Computers (CONIELECOMP), Los Alamitos, CA, USA, pp. 119– 124 (2011)Google Scholar
  21. 21.
    Thiele, L., Chakraborty, S., Gries, M., Kunzli, S.: A framework for evaluating design tradeoffs in packet processing architectures. Presented at the Proceedings of the 39th Design Automation Conference (2002)Google Scholar
  22. 22.
    Boudec, J.-Y.L., Thiran, P.: Network Calculus: A Theory of Deterministic Queuing Systems for the Internet. LNCS, vol. 2050. Springer, Heidelberg (2001)zbMATHGoogle Scholar
  23. 23.
    Wandeler, E., Thiele, L.: Real-Time Calculus (RTC) Toolbox (2006)Google Scholar
  24. 24.
    Garay, G.R., León, M., Aguilar, R., Alarcon, V.: Comparing simulation alternatives for high-level abstraction modeling of NIC’s buffer requirements in a network node. In: Electronics, Robotics and Automotive Mechanics Conference (CERMA), September 2010 (2010)Google Scholar

Copyright information

© Springer International Publishing Switzerland 2016

Authors and Affiliations

  • Godofredo R. Garay
    • 1
  • Andrei Tchernykh
    • 2
  • Alexander Yu. Drozdov
    • 3
  • Sergey V. Novikov
    • 3
  • Victor E. Vladislavlev
    • 3
  1. 1.Camagüey UniversityCamagüeyCuba
  2. 2.CICESE Research CenterEnsenadaMexico
  3. 3.Moscow Institute of Physics and TechnologyMoscowRussia

Personalised recommendations