Advertisement

Adaptive Bandwidth Router for 3D Network-on-Chips

  • Stephanie Friederich
  • Niclas Lehmann
  • Jürgen Becker
Conference paper
Part of the Lecture Notes in Computer Science book series (LNCS, volume 9625)

Abstract

As system on a chip (SoC) designs continue to head in the direction of miniaturization, with an ever increasing size of components, three-dimensional (3D) integration technologies are used to satisfy performance enhancements. With increasing number of cores, bus based SoC designs do not scale well, hence network on chip (NoC) architectures are introduced to avoid communication bottlenecks. Since two-dimensional NoC designs are not easy to partition across 3D chip layers, we introduce an adaptive 3D NoC architecture. The bandwidth and frequency of inter layer connections can be chosen independently from the router links within a layer. To prevent thermal hot spots in the middle of the chip, memory layers are placed in between compute layers. Supplemental this solves the high demand of our distributed memory architecture.

Keywords

Field Programmable Gate Array Mesh Network Virtual Channel Input Buffer Torus Network 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.

Notes

Acknowledgment

This work was supported by the German Research Foundation (DFG) as part of the Transregional Collaborative Research Center “Invasive Computing” (SFB/TR89).

References

  1. 1.
    Banerjee, K., Souri, S.J., Kapur, P., Saraswat, K.C.: 3-D ICs: A novel chip design for improving deep-submicrometer interconnect performance and systems-on-chip integration. Proc. IEEE 89(5), 602–633 (2001)CrossRefGoogle Scholar
  2. 2.
    Bell, S., Edwards, B., Amann, J., Conlin, R., Joyce, K., Leung, V., MacKay, J., Reif, M., Bao, L., Brown, J., et al.: TILE64-processor: a 64-core SoC with mesh interconnect. In: IEEE International Solid-State Circuits Conference on Digest of Technical Papers, 2008, ISSCC 2008, pp. 88–598. IEEE (2008)Google Scholar
  3. 3.
    Committee, I.R., et al.: International technology roadmap for semiconductors, 2011 edn. Semiconductor Industry Association (2011). http://www.itrs.net/ITRS
  4. 4.
    Heißwolf, J.: A Scalable and Adaptive Network on Chip for Many-Core Architectures. Ph.D. thesis, Karlsruhe, Karlsruher Institut für Technologie (KIT), Diss., 2014 (2014)Google Scholar
  5. 5.
    Heisswolf, J., Zaib, A., Weichslgartner, A., Karle, M., Singh, M., Wild, T., Teich, J., Herkersdorf, A., Becker, J.: The invasive network on chip - a multi-objective many-core communication infrastructure. In: 2014 27th International Conference on Architecture of Computing Systems (ARCS), pp. 1–8. VDE (2014)Google Scholar
  6. 6.
    Liu, C., Zhang, L., Han, Y., Li, X.: Vertical interconnects squeezing in symmetric 3D mesh network-on-chip. In: Proceedings of the 16th Asia and South Pacific Design Automation Conference, pp. 357–362. IEEE Press (2011)Google Scholar
  7. 7.
    Patti, R.S.: Three-dimensional integrated circuits and the future of system-on-chip designs. Proc. IEEE 94(6), 1214–1224 (2006)CrossRefGoogle Scholar
  8. 8.
    Pavlidis, V.F., Friedma, E.G.: 3-D topologies for networks-on-chip. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 15(10), 1081–1090 (2007)CrossRefGoogle Scholar
  9. 9.
    Topol, A.W., La Tulipe, D., Shi, L., Frank, D.J., Bernstein, K., Steen, S.E., Kumar, A., Singco, G.U., Young, A.M., Guarini, K.W., et al.: Three-dimensional integrated circuits. IBM J. Res. Dev. 50(4.5), 491–506 (2006)CrossRefGoogle Scholar
  10. 10.
    Van der Wijngaart, R.F., Mattson, T.G., Haas, W.: Light-weight communications on intel’s single-chip cloud computer processor. ACM SIGOPS Operating Syst. Rev. 45(1), 73–83 (2011)CrossRefGoogle Scholar
  11. 11.
    Xu, T.C., Liljeberg, P., Tenhunen, H.: Optimal number and placement of through silicon vias in 3D network-on-chip. In: 2011 IEEE 14th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS), pp. 105–110. IEEE (2011)Google Scholar

Copyright information

© Springer International Publishing Switzerland 2016

Authors and Affiliations

  • Stephanie Friederich
    • 1
  • Niclas Lehmann
    • 1
  • Jürgen Becker
    • 1
  1. 1.Karlsruhe Institute of Technology (KIT)KarlsruheGermany

Personalised recommendations