UML Support for Statecharts-Based Digital Logic Controller Design in FPGA Technology
The paper describes usage of UML methodology in digital logic control modeling, which is one of few stages of digital logic controller development life cycle. The digital logic control modeling process is compared with traditional and well known software development methodology. In the comparison the differences are particularly emphasized. The main differences are connected to analyzing process and modeling aims. In case of software development crucial role plays object analysis which is meant to bring creation of data model. In case of digital logic controller design main activity in modeling is behavior analysis which is aimed to specify formally and precisely controller behavior.
KeywordsUML Digital logic controller Methodology Conceptual modelling Behavior analysis State machine
- 1.Bazydło, G., & Adamski, M. (2011). Specification of UML 2.4 hierarchical state machine and its computer based implementation by means of Verilog. Przeglad Elektrotechniczny, 87(11), 145–149.Google Scholar
- 2.Bazydło, G., Adamski, M., & Stefanowicz, Ł. (2014). Translation UML diagrams into Verilog. In 7th International Conference on Human System Interactions (HSI) (pp. 267–271). Lisbon, Portugal.Google Scholar
- 3.Biliński, K. (1996). Application of Petri Nets in parallel controllers design. Ph.D thesis, University of Bristol, Electrical and Electronic Engineering Department, Bristol.Google Scholar
- 4.Booch, G., Rumbaugh, J., & Jacobson, I. (2005). Unified Modeling Language User Guide (2nd ed.), Addison-Wesley Object Technology Series. Boston: Addison-Wesley Professional.Google Scholar
- 5.Borowik, G., Łabiak, G., & Bukowiec, A. (2015). Fsm-based logic controller synthesis in programmable devices with embedded memory blocks. In J. Nikodem & R.Klempous (Eds.), Innovative technologies in management and science, Topics in intelligent engineering and informatics (Vol. 10, pp. 123–151). Heidelberg: Springer International Publishing Switzerland, Cham (ISBN: 978-3-319-12651-7).Google Scholar
- 7.de Micheli, G. (1994). Synthesis and optimization of digital circuits, McGraw-Hill series in electronical and computer engineering. New York: McGraw-Hill Inc.Google Scholar
- 8.Erjavec, T. (2009). Introducing the Xilinx targeted design platform: Fulfilling the programmable imperative. White Paper: Virtex-6 and Spartan-6 FPGA, (306), 6.Google Scholar
- 9.Fuentes-Fernández, L., & Vallecillo-Moreno, A. (2004). An introduction to UML profiles. UPGRADE, European Journal for the Informatics Professional, 5(2), 5–13.Google Scholar
- 11.Grobelny, M., Grobelna, I., & Adamski, M. (2012). Hardware behavioural modelling, verification and synthesis with UML 2.x activity diagrams. In Proceedings of 11th IFAC/IEEE International Conference on Programmable Devices and Embedded Systems—PDeS 2012 (pp. 109–114). Brno, Czechy.Google Scholar
- 13.Kuschnerusy, D., Brunsy, F., Bilgic, A., & Musch, T. (2012). A UML profile for the development of IEC 61508 compliant embedded software. In Proceedings of the 6th International Congress and Exhibition—Embedded Real Time Software and Systems, ERTS2 2012. Toulouse, FranceGoogle Scholar
- 14.Łabiak, G. (2003). The use of hierarchical model of concurrent automaton in digital controller design. Ph.D thesis, Warsaw University Of Technology, Faculty of Electronics and Information Technology, Warsaw, May (in polish).Google Scholar
- 15.Łabiak, G. (2015). HiCoS Homepage. http://www.uz.zgora.pl/~glabiak.
- 18.OMG, (2006). 250 First Avenue, Needham, MA 02494. UML profile for system on a chip (SoC), U.S.A. August.Google Scholar
- 19.Object Management Group: OMG, (2011). 250 First Avenue, Needham, MA 02494. Modeling and analysis of real-time embedded systems, June, U.S.A. UML Profile for MARTE.Google Scholar
- 20.OMG, 250 First Avenue, Needham, MA 02494, U.S.A., April. This version (2.4.1) has been formally published by ISO as the 2012 edition standard: ISO/IEC 19505-1 and 19505-2.Google Scholar
- 22.Zwoliński, M. (2004). Digital system design with VHDL (2nd ed.). Upper Saddle River: Prentice Hall.Google Scholar
Open Access This chapter is licensed under the terms of the Creative Commons Attribution-NonCommercial 2.5 International License (http://creativecommons.org/licenses/by-nc/2.5/), which permits any noncommercial use, sharing, adaptation, distribution and reproduction in any medium or format, as long as you give appropriate credit to the original author(s) and the source, provide a link to the Creative Commons license and indicate if changes were made.
The images or other third party material in this chapter are included in the chapter's Creative Commons license, unless indicated otherwise in a credit line to the material. If material is not included in the chapter's Creative Commons license and your intended use is not permitted by statutory regulation or exceeds the permitted use, you will need to obtain permission directly from the copyright holder.