Advertisement

An Efficient SIMD Implementation of the H.265 Decoder for Mobile Architecture

  • Massimo Bariani
  • Paolo LambruschiniEmail author
  • Marco Raggio
  • Luca Pezzoni
Conference paper
Part of the Lecture Notes in Computer Science book series (LNCS, volume 9281)

Abstract

This paper focuses on an efficient optimization of the H.265 video decoder on suitable architectures for mobile devices. The solutions developed to support the H.265 features, and the achieved performances are shown. The most demanding modules have been optimized with Single Instruction Multiple Data (SIMD) instructions and we keep in special account the memory handling, with the minimization of the memory transfer. The effectiveness of the proposed solutions has been demonstrated on ARM architecture. In particular, we have selected the dual-core Cortex A9 processor with NEON SIMD extension.

Keywords

H.265 SIMD optimization ARM NEON Video compression Mobile application 

References

  1. 1.
    VC-1 Compressed Video Bitstream Format and Decoding Process. SMPTE 421M-2006, SMPTE Standard (2006)Google Scholar
  2. 2.
    International Telecommunication Union: ITU-T Recommendation H.262 (11/94): generic coding of moving pictures and associated audio information – part 2: video (1994)Google Scholar
  3. 3.
    Advanced Video Coding, ITU-T Rec. H.264 and ISO/IEC 14496-10:2009, March 2010Google Scholar
  4. 4.
    Wiegand, T., Sullivan, G.J., Bjøntegaard, G., Luthra, A.: Overview of the H.264/AVC video coding standard. IEEE Trans. Circuits Syst. Video Tech. 13(7), 560–576 (2003)CrossRefGoogle Scholar
  5. 5.
    Nakasu, E.: Super Hi-Vision on the Horizon: A Future TV System That Conveys an Enhanced Sense of Reality and Presence. IEEE Consumer Electronics Magazine 1(2), 36–42 (2012)CrossRefGoogle Scholar
  6. 6.
    Cisco Corporation: Cisco Visual Networking Index: Forecast and Methodology, 2013-2018, June 2014. http://www.cisco.com/c/en/us/solutions/collateral/service-provider/ip-ngn-ip-next-generation-network/white_paper_c11-481360.html
  7. 7.
    Cisco Corporation: Cisco Visual Networking Index: Global Mobile Data Traffic Forecast Update, 2014–2019, February 2015. http://www.cisco.com/c/en/us/solutions/collateral/service-provider/visual-networking-index-vni/white_paper_c11-520862.html
  8. 8.
    Sullivan, G.J., Ohm, J.R., Han, W.J., Wiegand, T.: Overview of the High Efficiency Video Coding (HEVC) Standard. Circuits and Systems for Video Technology. IEEE Trans. on Circuits and Systems for Video Technology 22(2), 1649–1668 (2012)CrossRefGoogle Scholar
  9. 9.
    H.265: High efficiency video coding, ITU-T Rec.H.265 and ISO/IEC 23008-2 MPEG-H Part 2, November 2013Google Scholar
  10. 10.
    Guo, Z., Zhou, D., Goto, S.: An optimized MC interpolation architecture for HEVC. In: IEEE International Conference on Acoustics, Speech and Signal Processing (ICASSP), March 2012Google Scholar
  11. 11.
    High efficiency video coding, Recommendation ITU-T H.265 / ISO/IEC 23008-2:2013, April 2013Google Scholar
  12. 12.
    Bossen, F., Bross, B., Suhring, K., Flynn, D.: HEVC Complexity and Implementation Analysis. IEEE Trans. On Circuits and Systems for Video Technology, December 2012Google Scholar
  13. 13.
    Alvarez-Mesa, M., Chi, C.C., Juurlink, B., George, V., Schierl, T.: Parallel video decoding in the emerging HEVC standard. In: IEEE International Conference on Acoustics, Speech and Signal Processing (ICASSP), March 2012Google Scholar
  14. 14.
    ARM White Paper: The ARM Cortex-A9 Processors, September 2009Google Scholar
  15. 15.
    Bariani, M., Lambruschini, P., Raggio, M.: An optimized SIMD implementation of the HEVC/H.265 video decoder. In: Wireless Telecommunications Symposium (WTS) (2014). doi: 10.1109/WTS.2014.6835018
  16. 16.
    Bariani, M., Lambruschini, P., Raggio, M.: An optimized software implementation of the HEVC/H.265 video decoder. In: 2014 IEEE 11th Consumer Communications and Networking Conference (CCNC). doi: 10.1109/CCNC.2014.7056307
  17. 17.
    Bariani, M., Lambruschini, P., Raggio, M.: An Efficient Multi-Core SIMD Implementation for H.264/AVC Encoder. VLSI Design 2012, 14 (2012). Article ID 413747, doi: 10.1155/2012/413747
  18. 18.
  19. 19.
    Ohm, J.R., Sullivan, G.J., Schwarz, H., Tan, T.K., Wiegand, T.: Comparison of the Coding Efficiency of Video Coding Standards—Including High Efficiency Video Coding (HEVC). IEEE Trans. on Circuits and Systems for Video Technology 22(12), 1669–1684 (2012)CrossRefGoogle Scholar
  20. 20.
    Bariani, M., Lambruschini, P., Raggio, M.: VC-1 decoder on STMicroelectronics P2012 architecture. In: Proc. of 8th Annual Intl. Workshop ‘STreaming Day’, Univ. of Udine, Udine, IT, September 2010. http://stday2010.uniud.it/stday2010/stday_2010.html
  21. 21.
    Paulin, P.: Programming challenges & solutions for multi-processor SoCs: an industrial perspective. In: 2011 48th ACM/EDAC/IEEE Design Automation Conference (DAC)Google Scholar

Copyright information

© Springer International Publishing Switzerland 2015

Authors and Affiliations

  • Massimo Bariani
    • 1
  • Paolo Lambruschini
    • 1
    Email author
  • Marco Raggio
    • 1
  • Luca Pezzoni
    • 2
  1. 1.DITENUniversity of GenoaGenoaItaly
  2. 2.ASTSTMicroelectronicsMilanItaly

Personalised recommendations