Towards Line-Aware Realizations of Expressions for HDL-Based Synthesis of Reversible Circuits

  • Zaid Al-Wardi
  • Robert Wille
  • Rolf Drechsler
Conference paper
Part of the Lecture Notes in Computer Science book series (LNCS, volume 9138)


Hardware Description Languages (HDLs) allow for the efficient synthesis of large and complex circuits. Consequently, researchers also investigated their potential in the domain of reversible logic. Here, existing HDL-based synthesis approaches suffer from the significant drawback of employing additional circuit lines in order to buffer intermediate results. In this work, we investigate the possibility of reducing this overhead. For this purpose, an alternative synthesis scheme is proposed and evaluated which aims at a more efficient realization of expressions. The general idea is to re-compute (i.e to undo) sub-expressions as soon as the respective intermediate results are not needed anymore. The observations and discussions result in initial guidelines on how to realize expressions more efficiently as well as a better understanding of the potential of HDL-based synthesis.


Reversible circuits Synthesis Hardware description languages Optimization 


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.


  1. 1.
    Nielsen, M., Chuang, I.: Quantum Computation and Quantum Information. Cambridge Univ. Press (2000)Google Scholar
  2. 2.
    Berut, A., Arakelyan, A., Petrosyan, A., Ciliberto, S., Dillenschneider, R., Lutz, E.: Experimental verification of Landauer’s principle linking information and thermodynamics. Nature 483, 187–189 (2012)CrossRefGoogle Scholar
  3. 3.
    Wille, R., Drechsler, R., Oswald, C., Garcia-Ortiz, A.: Automatic design of low-power encoders using reversible circuit synthesis. In: Design, Automation and Test in Europe, pp. 1036–1041 (2012)Google Scholar
  4. 4.
    Miller, D.M., Maslov, D., Dueck, G.W.: A transformation based algorithm for reversible logic synthesis. In: Design Automation Conf., pp. 318–323 (2003)Google Scholar
  5. 5.
    Shende, V.V., Prasad, A.K., Markov, I.L., Hayes, J.P.: Synthesis of reversible logic circuits. IEEE Trans. on CAD 22(6), 710–722 (2003)CrossRefGoogle Scholar
  6. 6.
    Wille, R., Le, H.M., Dueck, G.W., Große, D.: Quantified synthesis of reversible logic. In: Design, Automation and Test in Europe, pp. 1015–1020 (2008)Google Scholar
  7. 7.
    Wille, R., Drechsler, R.: BDD-based synthesis of reversible logic for large functions. In: Design Automation Conf., pp. 270–275 (2009)Google Scholar
  8. 8.
    Soeken, M., Wille, R., Hilken, C., Przigoda, N., Drechsler, R.: Synthesis of reversible circuits with minimal lines for large functions. In: ASP Design Automation Conf., pp. 85–92 (2012)Google Scholar
  9. 9.
    Feinstein, D.Y., Thornton, M.A., Miller, D.M.: Partially redundant logic detection using symbolic equivalence checking in reversible and irreversible logic circuits. In: Design, Automation and Test in Europe, pp. 1378–1381 (2008)Google Scholar
  10. 10.
    Soeken, M., Wille, R., Dueck, G.W., Drechsler, R.: Window optimization of reversible and quantum circuits. In: IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems (2010)Google Scholar
  11. 11.
    Viamontes, G.F., Markov, I.L., Hayes, J.P.: Checking equivalence of quantum circuits and states. In: Int’l Conf. on CAD, pp. 69–74 (2007)Google Scholar
  12. 12.
    Wang, S.A., Lu, C.Y., Tsai, I.M., Kuo, S.Y.: An XQDD-based verification method for quantum circuits. IEICE Transactions 91–A(2), 584–594 (2008)CrossRefGoogle Scholar
  13. 13.
    Wille, R., Große, D., Frehse, S., Dueck, G.W., Drechsler, R.: Debugging of toffoli networks. In: Design, Automation and Test in Europe, pp. 1284–1289 (2009)Google Scholar
  14. 14.
    Polian, I., Fiehn, T., Becker, B., Hayes, J.P.: A family of logical fault models for reversible circuits. In: Asian Test Symp., pp. 422–427 (2005)Google Scholar
  15. 15.
    Wille, R., Zhang, H., Drechsler, R.: ATPG for reversible circuits using simulation, boolean satisfiability, and pseudo boolean optimization. In: IEEE Annual Symposium on VLSI, pp. 120–125 (2011)Google Scholar
  16. 16.
    Wille, R., Offermann, S., Drechsler, R.: SyReC: A programming language forsynthesis of reversible circuits. In: Forum on Specification and Design Languages. pp. 184–189. Springer, Heidelberg (2010)Google Scholar
  17. 17.
    Wille, R., Soeken, M., Große, D., Schönborn, E., Drechsler, R.: Designing a RISC CPU in reversible logic. In: Int’l Symp. on Multi-Valued Logic, pp. 170–175 (2011)Google Scholar
  18. 18.
    Wille, R., Soeken, M., Schönborn, E., Drechsler, R.: Circuit line minimization in the HDL-based synthesis of reversible logic. In: IEEE Annual Symposium on VLSI, pp. 213–218 (2012)Google Scholar
  19. 19.
    Maslov, D., Dueck, G.W.: Reversible cascades with minimal garbage. IEEE Trans. on CAD 23(11), 1497–1509 (2004)CrossRefGoogle Scholar
  20. 20.
    Wille, R., Keszöcze, O., Drechsler, R.: Determining the minimal number of lines for large reversible circuits. In: Design, Automation and Test in Europe, pp. 1204–1207 (2011)Google Scholar
  21. 21.
    Yokoyama, T., Glück, R.: A reversible programming language and its invertible self-interpreter. In: Symp. on Partial Evaluation and Semantics-Based Program Manipulation, pp. 144–153 (2007)Google Scholar
  22. 22.
    Wille, R., Große, D., Teuber, L., Dueck, G.W., Drechsler, R.: RevLib: an online resource for reversible functions and reversible circuits. In: Int’l Symp. on Multi-Valued Logic, pp. 220–225 (2008). RevLib is available at
  23. 23.
    Wille, R., Soeken, M., Miller, D.M., Drechsler, R.: Trading off circuit lines and gate costs in the synthesis of reversible logic. INTEGRATION, the VLSI Jour. 47(2), 284–294 (2014)CrossRefGoogle Scholar

Copyright information

© Springer International Publishing Switzerland 2015

Authors and Affiliations

  1. 1.Institute of Computer ScienceUniversity of BremenBremenGermany
  2. 2.Cyber-Physical Systems, DFKI GmbHBremenGermany

Personalised recommendations