On-The-Fly Verification of Reconfigurable Image Processing Modules Based on a Proof-Carrying Hardware Approach

  • Tobias WiersemaEmail author
  • Sen Wu
  • Marco Platzner
Conference paper
Part of the Lecture Notes in Computer Science book series (LNCS, volume 9040)


Proof-carrying hardware is an approach that has recently been proposed for the efficient verification of reconfigurable modules. We present an application of proof-carrying hardware to guarantee the correct functionality of dynamically reconfigured image processing modules. Our prototype comprises a reconfigurable-system-on-chip with an embedded virtual FPGA fabric. This setup allows us to leverage open source FPGA synthesis and backend tools to produce FPGA configuration bitstreams with an open format and, thus, to demonstrate and experimentally evaluate proof-carrying hardware at the bitstream level.


Hardware Thread Image Processing Module Image Processing Function Protocol State Machine Software Thread 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.


  1. 1.
    ReconOS - operating system for reconfigurable computing (2014).
  2. 2.
    Agne, A., Happe, M., Keller, A., Lübbers, E., Plattner, B., Platzner, M., Plessl, C.: ReconOS: An operating system approach for reconfigurable computing. IEEE Micro 34(1), 60–71 (2013)CrossRefGoogle Scholar
  3. 3.
    Brant, A., Lemieux, G.G.: ZUMA: An open FPGA overlay architecture. In: International Symposium on Field-Programmable Custom Computing Machines (FCCM), pp. 93–96. IEEE Computer Society (2012)Google Scholar
  4. 4.
    Drzevitzky, S., Kastens, U., Platzner, M.: Proof-carrying hardware: Concept and prototype tool flow for online verification. International Journal of Reconfigurable Computing 2010, 11 (2010)Google Scholar
  5. 5.
    Love, E., Jin, Y., Makris, Y.: Proof-carrying hardware intellectual property: A pathway to trusted module acquisition. IEEE Transactions on Information Forensics and Security 7(1), 25–40 (2012)CrossRefGoogle Scholar
  6. 6.
    Lübbers, E., Platzner, M.: ReconOS: Multithreaded programming for reconfigurable computers. ACM Transactions on Embedded Computing Systems (TECS) 9, 8:1–8:33 (2009)CrossRefGoogle Scholar
  7. 7.
    Luu, J., Goeders, J., Wainberg, M., Somerville, A., Yu, T., Nasartschuk, M.N., Wang, S., Liu, T., Ahmed, N., Kent, K.B., Anderson, J., Rose, J., Betz, V.: VTR 7.0: Next generation architecture and CAD system for FPGAs. ACM Transactions on Reconfigurable Technology and Systems (TRETS) 7(2), 6:1–6:30 (2014)Google Scholar
  8. 8.
    Necula, G., Lee, P.: Proof-carrying code. Tech. Rep. CMU-CS-96-165, School of Computer Science. Carnegie Mellon University, Pittsburgh, PA 15213, November 1996Google Scholar
  9. 9.
    Wiersema, T., Bockhorn, A., Platzner, M.: Embedding FPGA overlays into configurable systems-on-chip: ReconOS meets ZUMA. In: International Conference on ReConFigurable Computing and FPGAs (ReConFig). IEEE Computer Society, December 2014 (to appear)Google Scholar
  10. 10.
    Wiersema, T., Drzevitzky, S., Platzner, M.: Memory security in reconfigurable computers: Combining formal verification with monitoring. In: International Conference on Field-Programmable Technology (FPT), pp. 167–174. IEEE Computer Society, December 2014 (to appear)Google Scholar

Copyright information

© Springer International Publishing Switzerland 2015

Authors and Affiliations

  1. 1.University of PaderbornPaderbornGermany

Personalised recommendations