Combined AES + AEGIS Architectures for High Performance and Lightweight Security Applications
AES has been the prominent block cipher since its introduction as the standard. It has been the cipher used in almost all new applications that require solid, unbreakable security with reasonable resource usage. Several versions of AES have been implemented in both hardware and software platforms with all kinds of design targets varying from high-performance to lightweight. With the widespread Internet, authenticated encryption (AE) has gained an unprecedented popularity, making AES the logical choice for AE implementations. While there already exists standardized modes that allow AES to be used for AE, more recently, special AE schemes that utilize AES in its native form (or with minimal modifications) have emerged. While these modes claim better performance and resource usage, very few implementations exist to support these claims, yet. In our work, we combine AES with one of the most recent AE ciphers, namely AEGIS, in an effort to analyse the combined performance of the two ciphers.
KeywordsEncryption authenticated encryption AES AEGIS high performance lightweight security FPGA ASIC
Unable to display preview. Download preview PDF.
- 2.Formal Specification of the CCM Mode of Operation (2005)Google Scholar
- 3.Information Technology - Security techniques - Authenticated Encryption (2009)Google Scholar
- 4.Bogdanov, A., Mendel, F., Regazzoni, F., Rijmen, V., Tischhauser, E.: Lightweight aes-based authenticated encryption. In: Fast Software Encryption (FSE), Singapore (March 2013)Google Scholar
- 5.Wu, H., Preneel, B.: Aegis: A fast authenticated encryption algorithm. Cryptology ePrint Archive, Report 2013/695 (2013), http://eprint.iacr.org/
- 9.Feldhofer, M., Wolkerstorfer, J., Rijmen, V.: AES implementation on a grain of sand. IEE Proceedings / Information Security 152, 13–20 (2005)Google Scholar
- 10.Hamalainen, P., Alho, T., Hannikainen, M., Hamalainen, T.D.: Design and implementation of low-area and low-power aes encryption hardware core. In: Proceedings of the 9th EUROMICRO Conference on Digital System Design, DSD 2006, pp. 577–583. IEEE Computer Society, Washington, DC (2006)Google Scholar