Advertisement

Evaluation of ASIC Implementation of Physical Random Number Generators Using RS Latches

  • Hirotaka Kokubo
  • Dai Yamamoto
  • Masahiko Takenaka
  • Kouichi Itoh
  • Naoya Torii
Conference paper
Part of the Lecture Notes in Computer Science book series (LNCS, volume 8419)

Abstract

Embedded devices such as smart cards and smart phones are used for secure systems, for example automated banking machines and electronic money. The security of an embedded device depends strongly on secret information; cryptographic keys, nonces for authentication or seeds for a pseudo random number generator, which is generated by a Physical True Random Number Generator (PTRNG). If a PTRNG generates random numbers with a low entropy, the security of the embedded device has a vulnerability because secret information may be predictable by attackers due to the low entropy. Hence PTRNGs are required to provide high-quality physical random numbers even in an undesirable environment, that is, low/high temperature or supply voltage. PTRNGs also must be small-scale and consume low power due to the limited hardware resources in embedded devices.

In this paper, we fabricate and evaluate 39 PTRNGs using RS Latches on 0.18\(\,\upmu \) m ASICs. Physical random numbers were generated from the exclusive-OR of 256 RS latches’ outputs. Our PTRNGs passed the SP800-90B Health Tests and the AIS31 Tests while changing both temperature (from \(-20\,^\circ \mathrm{C}\) to \(60\,^\circ \)C) and voltage (1.80 V \(\,\pm 10\,\%\)), and thus, we were able to confirm that our PTRNGs have high-robustness against environmental stress. The power consumption and circuit scale of our PTRNG are 0.27 mW and 984.5 gates, respectively. Our PTRNG using RS latches is small enough to be implemented on embedded devices.

Keywords

Random number generator RS Latch Metastability AIS31 SP800-90B 

References

  1. 1.
    Hata, H., Ichikawa, S.: FPGA implementation of metastability-based true random number generator. IEICE Trans. Inf. Syst. E95–D(2), 426–436 (2012)CrossRefGoogle Scholar
  2. 2.
    NIST, Special Publication 800-22, A Statistical Test Suite for Random and Pseudorandom Number Generators for Cryptographic Applications (2010)Google Scholar
  3. 3.
    BSI, AIS31, Functionality classes and evaluation methodology for true (physical) random number generators (2001)Google Scholar
  4. 4.
    NIST, Special Publication 800–90B, Recommendation for the Entropy Sources Used for Random Bit Generation (2012)Google Scholar
  5. 5.
    Sunar, B., Martin, W.J., Stinson, D.R.: A provably secure ture random number generator with built-in tolerance to active attacks. IEEE Trans. Comput. 56(1), 109–119 (2007)CrossRefMathSciNetGoogle Scholar
  6. 6.
    Bellido, M., Acosta, A., Valencia, M., Barriga, A., Huertas, J.: Simple binary random number generator. Electron. Lett. 28(7), 617–618 (1992)CrossRefGoogle Scholar
  7. 7.
    Kinniment, D., Chester, E.: Design of an on-chip random number generator using metastability. In: Proceedings of the ESSCIRC 2002, vol. 4(6), pp. 595–598 (2002)Google Scholar
  8. 8.
    Tokunaga, C., Blaauw, D., Mudge, T.: True random number generator with a metastability-based quality control. IEEE J. Solid-State Circuits 43(1), 78–84 (2008)CrossRefGoogle Scholar
  9. 9.
    Fujitsu Semiconductor, Semicustom CMOS Standard Cell CS86 Series (2011). http://www.fujitsu.com/downloads/MICRO/fma/pdf/e620209_CS86_ASIC.pdf
  10. 10.
    Finkenzeller, K.: RFID Handbook: Fundamentals and Applications in Contactless Smart Cards and Identification, 2nd. Wiley, Chichester (2003)CrossRefGoogle Scholar
  11. 11.
    Bogdanov, A., Knudsen, L.R., Leander, G., Paar, C., Poschmann, A., Robshaw, M.J.B., Seurin, Y., Vikkelsoe, C.: PRESENT: an ultra-lightweight block cipher. In: Paillier, P., Verbauwhede, I. (eds.) CHES 2007. LNCS, vol. 4727, pp. 450–466. Springer, Heidelberg (2007) CrossRefGoogle Scholar
  12. 12.

Copyright information

© Springer International Publishing Switzerland 2014

Authors and Affiliations

  • Hirotaka Kokubo
    • 1
  • Dai Yamamoto
    • 1
  • Masahiko Takenaka
    • 1
  • Kouichi Itoh
    • 1
  • Naoya Torii
    • 1
  1. 1.Secure Computing LabFujitsu Laboratories Ltd.KawasakiJapan

Personalised recommendations