FPGA Implementation of Global Vision for Robot Soccer as a Smart Camera

  • Miguel Contreras
  • Donald G. Bailey
  • Gourab Sen Gupta

Abstract

An FPGA-based smart camera is being investigated to improve the processing speed and latency of image processing in a robot soccer environment. By moving the processing to a hardware environment, latency is reduced and the frame rate increased by processing the data as it is steamed from the camera. The algorithm used to track and recognise robots consists of a pipeline of separate processing blocks linked together by synchronisation signals. Processing of the robots location and orientation starts while the image is being captured so that all the robot data is available before the image has been fully captured. The latency of the current implementation is 4 rows, with the algorithm fitting onto a small FPGA.

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. 1.
    Bailey, D.G., Gupta, G.S., Contreras, M.: Intelligent camera for object identification and tracking. In: Kim, J.-H., Matson, E., Myung, H., Xu, P. (eds.) Robot Intelligence Technology and Applications. AISC, vol. 208, pp. 1003–1013. Springer, Heidelberg (2013)Google Scholar
  2. 2.
    Broers, H., Caarls, W., Jonker, P., Kleihorst, R.: Architecture study for smart cameras. In: Proceedings of the EOS Conference on Industrial Imaging and Machine Vision, Munich, Germany, pp. 39–49 (2005)Google Scholar
  3. 3.
    Dias, F., Berry, F., Serot, J., Marmoiton, F.: Hardware, design and implementation issues on a FPGA-based smart camera. In: First ACM/IEEE International Conference on Distributed Smart Cameras (ICDSC 2007), Vienna, Austria, pp. 20–26 (2007)Google Scholar
  4. 4.
    Gribbon, K.T., Bailey, D.G., Johnston, C.T.: Colour edge enhancement. In: Image and Vision Computing New Zealand (IVCNZ 2004), Akaroa, NZ, pp. 291–296 (2004)Google Scholar
  5. 5.
    He, L., Chao, Y., Suzuki, K., Wu, K.: Fast connected-component labeling. Pattern Recognition 42(9), 1977–1987 (2009)CrossRefMATHGoogle Scholar
  6. 6.
    Jean, R.: Demosaicing with the Bayer pattern. University of North Carolina (2010)Google Scholar
  7. 7.
    Johnston, C.T., Bailey, D.G., Gribbon, K.T.: Optimisation of a colour segmentation and tracking algorithm for real-time FPGA implementation. In: Image and Vision Computing New Zealand (IVCNZ 2005), Dunedin, NZ, pp. 422–427 (2005)Google Scholar
  8. 8.
    Park, J., Looney, C., Chen, H.: Fast connected component labelling algorithm using a divide and conquer technique. In: 15th International Conference on Computers and their Applications; New Orleans, Louisiana, USA, pp. 373–376 (2000)Google Scholar
  9. 9.
    Rosenfeld, A., Pfaltz, J.: Sequential operations in digital picture processing. Journal of the Association for Computing Machinery 13(4), 471–494 (1966)CrossRefMATHGoogle Scholar
  10. 10.
    Terasic: TRDB-D5M 5 Mega Pixel Digital Camera Development Kit. vol. Version 1.2. Terasic Techologies (2010)Google Scholar

Copyright information

© Springer International Publishing Switzerland 2014

Authors and Affiliations

  • Miguel Contreras
    • 1
  • Donald G. Bailey
    • 1
  • Gourab Sen Gupta
    • 1
  1. 1.School of Engineering and Advanced TechnologyMassey UniversityPalmerston NorthNew Zealand

Personalised recommendations