IEEE 1149.4: Analog Boundary-Scan

  • Kenneth P. Parker

Abstract

IEEE Standard 1149.4 [IEEE99] is titled “Mixed Signal Test Bus” but has become known popularly as “Analog Boundary-Scan”. It is natural to ask, what is “Analog Boundary-Scan”? The digital paradigm we have been using is confusing when we hear the word analog. Could it mean we somehow capture analog voltages and somehow shift them out for viewing (as proposed in [Wagn88])? The answer is “no”. The simplest concept of the 1149.4 Standard is to imagine that we have integrated a portion of an ATE system’s analog measurement bus and multiplexing system into an IC, eliminating the need for bed-of-nails access to it. Since these test resources have been converted from discrete relays, wire wrap and nails into silicon, they will scale with silicon technology as it continues to shrink.

Keywords

Analog Measurement Boundary Module Test Access Test Resource Digital Core 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.

References

  1. [IEEE99]
    “IEEE Standard for a Mixed Signal Test Bus”, IEEE Standard 1149.4-1999, IEEE Standards Board, 345 East 47th St. New York NY 10017, 1999Google Scholar
  2. [Lofs96a]
    “A Demonstration IC for the P1149.4 Mixed-Signal Test Standard”, K. Lofstrom, Proceedings, International Test Conference, pp 92–98, Washington DC, Oct 1996Google Scholar
  3. [Lofs96b]
    “Early Capture for Boundary-Scan Timing Measurements”, K. Lofstrom, Proceedings, International Test Conference, pp 417–422, Washington DC, Oct 1996Google Scholar
  4. [McDe98a]
    “Limited Access Testing: Ability and Requirements”, J. McDermid, Proceedings, NEPCON 1998, Anaheim CA, Feb 1998Google Scholar
  5. [McDe98b]
    “Solving Limited Access Constraints in ICT”, J. McDermid, Electronics Engineer, July 1998Google Scholar
  6. [Nuri97b]
    “Moving Towards 100% Manufacturing Defect Coverage for Mixed-Signal Boards”, K. Nuriya, A. Kukutsu, A. Matsuzawa, K. Hirayama, and K. P. Parker, Nikkei Electronics No. 685, pp 183–198, March 1997 [In Japanese]Google Scholar
  7. [Osse99]
    “The 1149.4 Mixed-Signal Test Bus”, A. Osseiran Ed., Kluwer Academic Publishers, Norwell MA, 1999Google Scholar
  8. [Park93]
    “Structure and Metrology for an Analog Testability Bus”, K. P. Parker, J. E. McDermid, S. Oresjo, Proceedings, International Test Conference, pp 309–322, Baltimore MD, Oct 1993Google Scholar
  9. [Park97]
    “Design, Fabrication and Use of Mixed-Signal IC Testability Structures”, K. P. Parker, J. E. McDermid, R. A. Browen, K. Nuria, K. Hirayama, A. Matsuzawa, Proceedings, International Test Conference, pp 489–498, Washington DC, Nov 1997Google Scholar
  10. [Sunt96]
    “Cost/benefit Analysis of the P1149.4 Mixed-Signal Test Bus”, S. Sunter, IEEE Proceedings, Circuits, Devices, and Systems, December 1996, pp 393–398.Google Scholar
  11. [Sunt01]
    “A General Purpose 1149.4 IC with HF Analog Test Capabilities”, S. Sunter, K. Filliter, J. Woo, P. McHugh, Proceedings, International Test Conference, Baltimore MD, Oct. 2001, pp 38–45Google Scholar
  12. [Sunt02]
    “Complete, Contactless I/O Testing - Reaching the Boundary in Minimizing Digital IC Testing Cost”, S. Sunter, B. Nadeau-Dostie, Proceedings, International Test Conference, Baltimore MD, Oct 2002Google Scholar
  13. [Tell52]
    “A General Network Theorem with Applications”, B. D. H. Tellegen, Phillips Research Report No. 7, pp 259–269, 1952Google Scholar
  14. [Vinn98]
    “Analog and Mixed-Signal Test”, B. Vinnakota, Editor, Prentice Hall, Upper Saddle River, NJ, 1998Google Scholar
  15. [Wagn88]
    “Design for Testability of Mixed-Signal Integrated Circuits”, K. D. Wagner and T. W. Williams, Proceedings, International Test Conference, pp 823–828, Washington DC, Oct 1988Google Scholar

Copyright information

© Springer International Publishing Switzerland 2016

Authors and Affiliations

  • Kenneth P. Parker
    • 1
  1. 1.Fort CollinsUSA

Personalised recommendations