Hierarchical Combinational–Sequential System Design

Chapter

Abstract

Real-world digital circuits consist of combinations of combinational and sequential sub-circuits, connected and configured in a hierarchy. Having examined the behavior of some of these sub-circuits (both combinational and sequential) in detail earlier, we now examine their hierarchical combinations, as in real-world systems. All sequential circuits are clocked, while no combinational circuit is clocked. The integration of these two seemingly contradictory design philosophies is possible via sensitivity listsi.e., a combinational circuit block is sensitized to each of its input ports, while the sequential circuit block responds to its clock. As before, these design examples are graded with increasing levels of complexity, ending with some widely used digital sub-circuits for integrated circuit testing.

Keywords

Clock Generator Pulse Width Modulation Combinational Circuit Data Word Frequency Modulation Signal 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.

References

  1. 1.
    Kenneth, Martin. Digital Integrated Circuit Design. Oxford University Press, 2000. PrintGoogle Scholar
  2. 2.
    Mhambrey, S. S., Clark, L. T., Maurya, S. K., Berezowski, K (2010) Out- of_order Issue Logic Using Sorting NetworksGLSVLSI - ‘10 Google Scholar
  3. 3.
  4. 4.
    IEEE Standards Board, IEEE Standards Association Standards Board IEEE-SA—IEEE Get Program. IEEE, 2011 IEEE Standard 1666 Open SystemC Language Reference Manual (LRM) http://standards.ieee.org/getieee/1666/download/1666-2011.pdf

Copyright information

© Springer International Publishing Switzerland 2014

Authors and Affiliations

  1. 1.KolkataIndia
  2. 2.IC ManageSunnyvaleUSA

Personalised recommendations