Advertisement

All the HIGHT You Need on Cortex–M4

  • Hwajeong SeoEmail author
  • Zhe Liu
Conference paper
  • 19 Downloads
Part of the Lecture Notes in Computer Science book series (LNCS, volume 11975)

Abstract

In this paper, we present high-speed and secure implementations of HIGHT block cipher on 32-bit ARM Cortex-M4 microcontrollers. We utilized both data parallelism and task parallelism to reduce the execution timing. In particular, we used the 32-bit wise ARM–SIMD instruction sets to perform the parallel computations in efficient way. Since the HIGHT block cipher is constructed upon 8-bit word, four 8-bit operations are performed in the 32-bit wise ARM–SIMD instruction of ARM Cortex-M4 microcontrollers. We also presented a novel countermeasure against fault attack on target microcontrollers. The method achieved the fault attack resistance with intra-instruction redundancy feature with reasonable performance. Finally, the proposed HIGHT implementation achieved much better performance and security level than previous works.

Keywords

HIGHT block cipher ARM Cortex-M4 Parallel implementation Software implementation Fault attack resistance 

Notes

Acknowledgement

This work was supported as part of Military Crypto Research Center (UD170109ED) funded by Defense Acquisition Program Administration (DAPA) and Agency for Defense Development (ADD).

References

  1. 1.
    Barenghi, A., Breveglieri, L., Koren, I., Pelosi, G., Regazzoni, F.: Countermeasures against fault attacks on software implemented AES: effectiveness and cost. In: Proceedings of the 5th Workshop on Embedded Systems Security, p. 7. ACM (2010)Google Scholar
  2. 2.
    Beaulieu, R., Shors, D., Smith, J., Treatman-Clark, S., Weeks, B., Wingers, L.: The Simon and Speck block ciphers on AVR 8-bit microcontrollers. In: Eisenbarth, T., Öztürk, E. (eds.) LightSec 2014. LNCS, vol. 8898, pp. 3–20. Springer, Cham (2015).  https://doi.org/10.1007/978-3-319-16363-5_1CrossRefzbMATHGoogle Scholar
  3. 3.
    Biryukov, A., et al.: FELICS - fair evalutation of lightweight cryptographic systems. In: NIST Workshop on Lightweight Cryptography (2015). https://www.cryptolux.org/index.php/FELICS
  4. 4.
    Buhrow, B., Riemer, P., Shea, M., Gilbert, B., Daniel, E.: Block cipher speed and energy efficiency records on the MSP430: system design trade-offs for 16-bit embedded applications. In: Aranha, D.F., Menezes, A. (eds.) LATINCRYPT 2014. LNCS, vol. 8895, pp. 104–123. Springer, Cham (2015).  https://doi.org/10.1007/978-3-319-16295-9_6CrossRefGoogle Scholar
  5. 5.
    Chen, Z., Shen, J., Nicolau, A., Veidenbaum, A., Ghalaty, N.F., Cammarota, R.: CAMFAS: a compiler approach to mitigate fault attacks via enhanced SIMDization. In: 2017 Workshop on Fault Diagnosis and Tolerance in Cryptography (FDTC), pp. 57–64. IEEE (2017)Google Scholar
  6. 6.
    Eisenbarth, T., et al.: Compact implementation and performance evaluation of block ciphers in ATtiny devices. In: Mitrokotsa, A., Vaudenay, S. (eds.) AFRICACRYPT 2012. LNCS, vol. 7374, pp. 172–187. Springer, Heidelberg (2012).  https://doi.org/10.1007/978-3-642-31410-0_11CrossRefGoogle Scholar
  7. 7.
    Eisenbarth, T., Kumar, S., Paar, C., Poschmann, A., Uhsadel, L.: A survey of lightweight-cryptography implementations. IEEE Des. Test Comput. 24(6), 522–533 (2007)CrossRefGoogle Scholar
  8. 8.
    Hong, D., Lee, J.-K., Kim, D.-C., Kwon, D., Ryu, K.H., Lee, D.-G.: LEA: a 128-bit block cipher for fast encryption on common processors. In: Kim, Y., Lee, H., Perrig, A. (eds.) WISA 2013. LNCS, vol. 8267, pp. 3–27. Springer, Cham (2014).  https://doi.org/10.1007/978-3-319-05149-9_1CrossRefGoogle Scholar
  9. 9.
    Hong, D., et al.: HIGHT: a new block cipher suitable for low-resource device. In: Goubin, L., Matsui, M. (eds.) CHES 2006. LNCS, vol. 4249, pp. 46–59. Springer, Heidelberg (2006).  https://doi.org/10.1007/11894063_4CrossRefGoogle Scholar
  10. 10.
    Koo, B., Roh, D., Kim, H., Jung, Y., Lee, D.-G., Kwon, D.: CHAM: a family of lightweight block ciphers for resource-constrained devices. In: Kim, H., Kim, D.-C. (eds.) ICISC 2017. LNCS, vol. 10779, pp. 3–25. Springer, Cham (2018).  https://doi.org/10.1007/978-3-319-78556-1_1CrossRefGoogle Scholar
  11. 11.
    Lac, B., Canteaut, A., Fournier, J.J., Sirdey, R.: Thwarting fault attacks using the internal redundancy countermeasure (IRC). IACR Cryptology ePrint Archive 2017:910 (2017)Google Scholar
  12. 12.
    Osvik, D.A., Bos, J.W., Stefan, D., Canright, D.: Fast software AES encryption. In: Hong, S., Iwata, T. (eds.) FSE 2010. LNCS, vol. 6147, pp. 75–93. Springer, Heidelberg (2010).  https://doi.org/10.1007/978-3-642-13858-4_5CrossRefGoogle Scholar
  13. 13.
    Patrick, C., Yuce, B., Ghalaty, N.F., Schaumont, P.: Lightweight fault attack resistance in software using intra-instruction redundancy (2016)Google Scholar
  14. 14.
    Schwabe, P., Stoffelen, K.: All the AES you need on Cortex-M3 and M4. In: Avanzi, R., Heys, H. (eds.) SAC 2016. LNCS, vol. 10532, pp. 180–194. Springer, Cham (2017).  https://doi.org/10.1007/978-3-319-69453-5_10CrossRefGoogle Scholar
  15. 15.
    Seo, H.: High speed implementation of LEA on ARM Cortex-M3 processor. J. Korea Inst. Inf. Commun. Eng. 22(8), 1133–1138 (2018)Google Scholar
  16. 16.
    Seo, H., Jeong, I., Lee, J., Kim, W.: Compact implementations of ARX-based block ciphers on IoT processors. ACM Trans. Embed. Comput. Syst. (TECS) 17(3), 60 (2018)Google Scholar
  17. 17.
    Seo, H., Park, T., Ji, J., Kim, H.: Lightweight fault attack resistance in software using intra-instruction redundancy, revisited. In: Kang, B.B.H., Kim, T. (eds.) WISA 2017. LNCS, vol. 10763, pp. 3–15. Springer, Cham (2018).  https://doi.org/10.1007/978-3-319-93563-8_1CrossRefGoogle Scholar

Copyright information

© Springer Nature Switzerland AG 2020

Authors and Affiliations

  1. 1.Division of IT Convergence EngineeringHansung UniversitySeoulSouth Korea
  2. 2.College of Computer Science and TechnologyNanjing University of Aeronautics and AstronauticsNanjingChina

Personalised recommendations