Stability and Startup of Non Linear Loop Circuits

  • Francesca Cucchi
  • Stefano Di PascoliEmail author
  • Giuseppe Iannaccone
Conference paper
Part of the Lecture Notes in Electrical Engineering book series (LNEE, volume 627)


The reliable analysis of DC operating point in circuits with positive feedback topology is often challenging, and frequently performed with ad hoc methods. These techniques are often error prone and lead to the frequent use of sub-optimal or unnecessary additional circuits for the stabilization or determination of the operating point (startup circuits). We present a simple and reliable technique for the determination of “stable” circuit solutions, that is based on the use of available circuit simulators and hence takes advantage of accurate device models. The method has been experimentally validated on a self-biasing current generator fabricated with a standard 0.18 \(\upmu {\mathrm{m}}\) CMOS process.


Self biasing Operation point Analog circuits 



This work has been partially supported by the Electronic Components and Systems for European Leadership Joint Undertaking and by the Italian Ministry of Education, University and Research (MIUR) under grant agreement No. 737434 (CONNECT).


  1. 1.
    Chua L, Green D (1976) A qualitative analysis of the behavior of dynamic nonlinear networks: stability of autonomous networks. IEEE Trans Circuits Syst 23:355–379MathSciNetCrossRefGoogle Scholar
  2. 2.
    Green M, Wilson A (1995) An algorithm for identifying unstable operating points using SPICE. IEEE Trans Comput-Aided Des Integr Circuits Syst 14:360–370Google Scholar
  3. 3.
    Gajani GS, Brambilla A, Premoli A (2008) Numerical determination of possible multiple DC solutions of nonlinear circuits. IEEE Trans Circuits Syst 55:1074–1083MathSciNetCrossRefGoogle Scholar
  4. 4.
    Sedra A, Smith K (1997) Microelectronic circuits. Oxford University Press, New YorkGoogle Scholar
  5. 5.
    Green M, Willson A (1992) How to identify unstable dc operating point. IEEE Trans Circuits Syst 39:820–832CrossRefGoogle Scholar
  6. 6.
    Guo J, Leung KN (2012) A CMOS voltage regulator for passive RFID tag ICs. Int J Circuit Theory Appl 40:329–340CrossRefGoogle Scholar
  7. 7.
    Liang CJ, Chung CC, Lin H (2011) A low-voltage band-gap reference circuit with second-order analyses. Int J Circuit Theory Appl 39:1247–1256CrossRefGoogle Scholar
  8. 8.
    Tsitouras A, Plessas F, Birbas M, Kikidis J, Kalivas G (2012) A sub-1V supply CMOS voltage reference generator. Int J Circuit Theory Appl 40:745–758CrossRefGoogle Scholar

Copyright information

© Springer Nature Switzerland AG 2020

Authors and Affiliations

  • Francesca Cucchi
    • 1
  • Stefano Di Pascoli
    • 1
    Email author
  • Giuseppe Iannaccone
    • 1
  1. 1.Dipartimento di Ingegneria dell’InformazioneUniversity of PisaPisaItaly

Personalised recommendations