Analysis and Simulation of a PLL Architecture Towards a Fully Integrated 65 nm Solution for the New Spacefibre Standard

  • Marco MesticeEmail author
  • Bruno Neri
  • Sergio Saponara
Conference paper
Part of the Lecture Notes in Electrical Engineering book series (LNEE, volume 627)


This paper presents the modeling and design activity of a PLL (Phase-Locked Loop) architecture to generate the clock reference for the new ESA Spacefibre standard for on-board satellite communications up to 6.25 Gbps. Starting from a 6.25 GHz VCO rad-hard design, integrated in 65 nm technology within an IMEC-University of Pisa collaboration, this work presents a PLL architecture including configurable integer divider, down to a reference signal of 156.25 MHz, phase-frequency detector, charge pump and passive loop filter. Modeling and simulation analysis, carried out in Keysight ADS environment, show that a fully integrated solution can be achieved with a 6 MHz low-pass PLL loop filter whose passive devices can be integrated on chip with an area of about 4600 µm2. The PLL phase noise performance are in line with that of the original VCO, and for the stability a gain and phase margins of 86 dB and 50° are achieved. PLL lock time is about 555 ns. A preliminary circuit for the charge pump implementation is also proposed.


PLL (Phase-Locked Loop) SpaceFibre communications VCO (Voltage controlled Oscillator) Loop-filter Charge-pump Space electronics 


  1. 1.
    European Cooperation for Space Standardization (2019) ECSS-E-ST-50–11C, SpaceFibre—very high-speed serial linkGoogle Scholar
  2. 2.
    De Maria N et al (2016) Recent progress of RD53 collaboration towards next generation pixel read-out chip for HL-LHC. J Instrum 11Google Scholar
  3. 3.
    Monda D (2019) Analysis and design of a radiation hardened voltage controlled oscillator for space applications in 65 nm CMOS technology. Master Thesis, University of PisaGoogle Scholar
  4. 4.
    Prinzie J, Christiansen J, Moreira P, Steyaert M, Leroux P (2018) A 2.56-GHz SEU radiation hard LC-tank VCO for high-speed communication links in 65-nm CMOS technology. IEEE Trans Nucl Sci 65(1)Google Scholar
  5. 5.
    Prinzie J, Christiansen J, Moreira P, Steyaert M, Leroux P (2017) Comparison of a 65 nm CMOS Ring- and LC-oscillator based PLL in terms of TID and SEU sensitivity. IEEE Trans Nucl Sci 64(1) 2017Google Scholar
  6. 6.
    Moustakas K, Siskos S (2015) Low voltage CMOS charge pump with excellent current matching based on a rail-to-rail current conveyor. In: IEEE 13th international new circuits and systems conference (NEWCAS)Google Scholar
  7. 7.
    Zhang C, Au T, Syrzycki M (2012) A high performance NMOS-switch high swing cascode charge pump for phase-locked loops. In: IEEE 55th international midwest symposium on circuits and systems (MWSCAS)Google Scholar

Copyright information

© Springer Nature Switzerland AG 2020

Authors and Affiliations

  1. 1.Department of Information EngineeringUniversity of PisaPisaItaly

Personalised recommendations