VLSI Architectures for the Steerable-Discrete-Cosine-Transform (SDCT)

  • Luigi Sole
  • Riccardo Peloso
  • Maurizio CapraEmail author
  • Massimo Ruo Roch
  • Guido Masera
  • Maurizio Martina
Conference paper
Part of the Lecture Notes in Electrical Engineering book series (LNEE, volume 627)


Since frame resolution of modern video streams is rapidly growing, the need for more complex and efficient video compression methods arises. H.265/HEVC represents the state of the art in video coding standard. Its architecture is however not completely standardized, as many parts are only described at software level to allow the designer to implement new compression techniques. This paper presents an innovative hardware architecture for the Steerable Discrete Cosine Transform (SDCT), which has been recently embedded into the HEVC standard, providing better compression ratios. Such technique exploits directional DCT using basis having different orientation angles, leading to a sparser representation which translates to an improved coding efficiency. The final design is able to work at a frequency of 188  MHZ, reaching a throughput of 3.00 GSample/s. In particular, this architecture supports 8k UltraHigh Definition (UHD) (7680 \(\times \) 4320) with a frame rate of 60  Hz, which is one of the best resolutions supported by HEVC.


Video coding Discrete Cosine Transform Directional transform VLSI 


  1. 1.
    Chen Z, Han Q, Cham W (2018) Low-complexity order-64 integer cosine transform design and its application in hevc. IEEE Trans Circ Syst Video Technol 28(9):2407–2412CrossRefGoogle Scholar
  2. 2.
    Daubechies I, Sweldens W (1998) Factoring wavelet transforms into lifting steps. J Fourier Anal Appl 4(3):247–269. Scholar
  3. 3.
    Fracastoro G, Fosson SM, Magli E (2017) Steerable discrete cosine transform. IEEE Trans Image Process 26(1):303–314ADSMathSciNetCrossRefGoogle Scholar
  4. 4.
    Masera M, Fracastoro G, Martina M, Magli E (2019) A novel framework for designing directional linear transforms with application to video compression. In: ICASSP 2019—2019 IEEE international conference on acoustics, speech and signal processing (ICASSP), pp 1812–1816Google Scholar
  5. 5.
    Meher PK, Park SY, Mohanty BK, Lim KS, Yeo C (2014) Efficient integer DCT architectures for HEVC. IEEE Trans Circ Syst Video Technol 24(1):168–178CrossRefGoogle Scholar
  6. 6.
    Ogata J, Ichige K (2018) Fast intra mode decision method based on outliers of DCT coefficients and neighboring block information for h.265/hevc. In: 2018 IEEE international symposium on circuits and systems (ISCAS), pp 1–5Google Scholar
  7. 7.
    Oliveira RS, Cintra RJ, Bayer FM, da Silveira TLT, Madanayake A, Leite A (2019) Low-complexity 8-point dct approximation based on angle similarity for image and video coding. Multidimension Syst Signal Process 30(3):1363–1394. Scholar
  8. 8.
    Sullivan GJ, Ohm J, Han W, Wiegand T (2012) Overview of the high efficiency video coding (HEVC) standard. IEEE Trans Circ Syst Video Technol 22(12):1649–1668CrossRefGoogle Scholar
  9. 9.
    Sun H, Cheng Z, Gharehbaghi AM, Kimura S, Fujita M (2019) Approximate DCT design for video encoding based on novel truncation scheme. IEEE Trans Circ Syst I Regul Pap 66(4):1517–1530MathSciNetCrossRefGoogle Scholar
  10. 10.
    Zeng B, Fu J (2008) Directional discrete cosine transforms–a new framework for image coding. IEEE Trans Circ Syst Video Technol 18(3):305–313CrossRefGoogle Scholar

Copyright information

© Springer Nature Switzerland AG 2020

Authors and Affiliations

  • Luigi Sole
    • 1
  • Riccardo Peloso
    • 1
  • Maurizio Capra
    • 1
    Email author
  • Massimo Ruo Roch
    • 1
  • Guido Masera
    • 1
  • Maurizio Martina
    • 1
  1. 1.Politecnico di TorinoTurinItaly

Personalised recommendations