Systematic Design of Approximate Adder Using Significance Based Gate-Level Pruning (SGLP) for Image Processing Application

  • Sisir Kumar JenaEmail author
  • Santosh Biswas
  • Jatindra Kumar Deka
Conference paper
Part of the Lecture Notes in Computer Science book series (LNCS, volume 11942)


Approximate computing techniques emerged as a novel design paradigm that utilizes the error-resilience property of many applications and helps in reducing the power and area consumption with an expense of loss in accuracy of the result. In this paper, we introduce Significance-based gate-level pruning (SGLP) technique to design an approximate adder circuit whose accuracy can be controlled using an Error-Threshold provided by the application user. All previous method are nonsystematic and conceptually different from each other. Those methods can either apply to a chain-based adder (adders made up of a chain of full adders, e.g., Ripple Carry Adder) or unchain-based adder (e.g., Kogge-Stone Adder) but not both. SGLP follows a systematic approach to generate an approximate version of a Full Adder which is later used to produce multi-bit adder. By using the SGLP method, we can also realize an approximate variant of an unchained adder. This characteristic makes the SGLP more superior than the previous methods. To check the quality and reliability, we have tested our approach using a DCT architecture for image processing particularly image compression and found that our result is acceptable to human perception-behavior on image clarity.


Approximate computing Approximate circuit design Approximate adder Low power design Gate-level pruning 


  1. 1.
    Shin, D., Gupta, S.K.: A re-design technique for datapath modules in error tolerant applications. In: 2008 17th Asian Test Symposium, pp. 431–437. IEEE (2008)Google Scholar
  2. 2.
    Xu, S., Schafer, B.C.: Exposing approximate computing optimizations at different levels: from behavioral to gate-level. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 25(11), 3077–3088 (2017)CrossRefGoogle Scholar
  3. 3.
    Almurib, H.A.F., Kumar, T.N., Lombardi, F.: Inexact designs for approximate low power addition by cell replacement. In: 2016 Design, Automation & Test in Europe Conference & Exhibition (DATE), pp. 660–665. IEEE (2016)Google Scholar
  4. 4.
    Gupta, V., Mohapatra, D., Park, S.P., Raghunathan, A., Roy, K.: Impact: imprecise adders for low-power approximate computing. In: Proceedings of the 17th IEEE/ACM International Symposium on Low-Power Electronics and Design, pp. 409–414. IEEE Press (2011)Google Scholar
  5. 5.
    Gupta, V., Mohapatra, D., Raghunathan, A., Roy, K.: Low-power digital signal processing using approximate adders. IEEE Trans. Comput.-Aided Design Integr. Circuits Syst. 32(1), 124–137 (2012)CrossRefGoogle Scholar
  6. 6.
    Verma, A.K., Brisk, P., Ienne, P.: Variable latency speculative addition: a new paradigm for arithmetic circuit design. In: Proceedings of the Conference on Design, Automation and Test in Europe, pp. 1250–1255. ACM (2008)Google Scholar
  7. 7.
    Zhu, N., Goh, W.L., Wang, G., Yeo, K.S.: Enhanced low-power high-speed adder for error-tolerant application. In: 2010 International SoC Design Conference, pp. 323–327. IEEE (2010)Google Scholar
  8. 8.
    Zhu, N., Goh, W.L., Zhang, W., Yeo, K.S., Kong, Z.H.: Design of low-power high-speed truncation-error-tolerant adder and its application in digital signal processing. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 18(8), 1225–1229 (2009)Google Scholar
  9. 9.
    Mahdiani, H.R., Ahmadi, A., Fakhraie, S.M., Lucas, C.: Bio-inspired imprecise computational blocks for efficient VLSI implementation of soft-computing applications. IEEE Trans. Circuits Syst. I: Regul. Pap. 57(4), 850–862 (2009)MathSciNetCrossRefGoogle Scholar
  10. 10.
    Dalloo, A., Najafi, A., Garcia-Ortiz, A.: Systematic design of an approximate adder: the optimized lower part constant-or adder. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 26(8), 1595–1599 (2018)CrossRefGoogle Scholar
  11. 11.
    Schlachter, J., Camus, V., Palem, K.V., Enz, C.: Design and applications of approximate circuits by gate-level pruning. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 25(5), 1694–1702 (2017)CrossRefGoogle Scholar
  12. 12.
    Karakonstantis, G., Banerjee, N., Roy, K.: Process-variation resilient and voltage-scalable DCT architecture for robust low-power computing. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 18(10), 1461–1470 (2009)CrossRefGoogle Scholar
  13. 13.
    Cintra, R.J., Bayer, F.M.: A DCT approximation for image compression. IEEE Signal Process. Lett. 18(10), 579–582 (2011)CrossRefGoogle Scholar
  14. 14.
    Bouguezel, S., Ahmad, M.O., Swamy, M.N.S.: A low-complexity parametric transform for image compression. In: 2011 IEEE International Symposium of Circuits and Systems (ISCAS), pp. 2145–2148. IEEE (2011)Google Scholar
  15. 15.
    Haweel, T.I.: A new square wave transform based on the DCT. Signal Process. 81(11), 2309–2319 (2001)CrossRefGoogle Scholar
  16. 16.
    Lengwehasatit, K., Ortega, A.: Scalable variable complexity approximate forward DCT. IEEE Trans. Circuits Syst. Video Technol. 14(11), 1236–1248 (2004)CrossRefGoogle Scholar
  17. 17.
    Bouguezel, S., Ahmad, M.O., Swamy, M.N.S.: Low-complexity 8 \(\times \) 8 transform for image compression. Electron. Lett. 44(21), 1249–1250 (2008)CrossRefGoogle Scholar
  18. 18.
    Bouguezel, S., Ahmad, M.O., Swamy, M.N.S.: A fast 8 \(\times \) 8 transform for image compression. In: 2009 International Conference on Microelectronics-ICM, pp. 74–77. IEEE (2009)Google Scholar
  19. 19.
    The USC-SIPI image database, University of Southern California, Signal and Image Processing Institute.
  20. 20.
    Wallace, G.K.: The JPEG still picture compression standard. IEEE Trans. Consum. Electron. 38(1), xviii–xxxiv (1992)CrossRefGoogle Scholar

Copyright information

© Springer Nature Switzerland AG 2019

Authors and Affiliations

  1. 1.Department of CSEIndian Institute of Technology GuwahatiGuwahatiIndia

Personalised recommendations