Advertisement

Certifying Hardware Model Checking Results

  • Zhengqi YuEmail author
  • Armin Biere
  • Keijo Heljanko
Conference paper
Part of the Lecture Notes in Computer Science book series (LNCS, volume 11852)

Abstract

Model checking is used widely as a formal verification technique for safety-critical systems. Certifying the correctness of model checking results helps increasing confidence in the verification procedure. This can be achieved by additional book-keeping inside existing model checkers. Based on this, we extended an existing BDD-based model checker as well as an IC3-based incremental inductive model checker, to generate certificates during the model checking procedure. We also introduce a proof checker which provides a standardised way to validate certificates generated from model checkers in conjunction with a SAT solver. The main goal is to establish a certification process for the hardware model checking competition.

References

  1. 1.
    Clarke, E.M., Henzinger, T.A., Veith, H., Bloem, R. (eds.): Handbook of Model Checking. Springer, Cham (2018).  https://doi.org/10.1007/978-3-319-10575-8CrossRefzbMATHGoogle Scholar
  2. 2.
    Clarke, E.M., Grumberg, O., Kroening, D., Peled, D., Veith, H.: Model Checking. MIT Press, Cambridge (2018)zbMATHGoogle Scholar
  3. 3.
    Baier, C., Katoen, J.: Principles of Model Checking. MIT Press, Cambridge (2008)zbMATHGoogle Scholar
  4. 4.
    Lahtinen, J., Valkonen, J., Björkman, K., Frits, J., Niemelä, I., Heljanko, K.: Model checking of safety-critical software in the nuclear engineering domain. Reliab. Eng. Syst. Saf. 105, 104–113 (2012)CrossRefGoogle Scholar
  5. 5.
    Heule, M., Hunt, W., Wetzler, N.: Trimming while checking clausal proofs. In: FMCAD 2013, pp. 181–188 (2013)Google Scholar
  6. 6.
    Kuismin, T., Heljanko, K.: Increasing confidence in liveness model checking results with proofs. In: Bertacco, V., Legay, A. (eds.) HVC 2013. LNCS, vol. 8244, pp. 32–43. Springer, Cham (2013).  https://doi.org/10.1007/978-3-319-03077-7_3CrossRefGoogle Scholar
  7. 7.
    Claessen, K., Sörensson, N.: A liveness checking algorithm that counts. In: FMCAD 2012, Cambridge, UK, pp. 52–59. IEEE (2012)Google Scholar
  8. 8.
    Gan, X., Dubrovin, J., Heljanko, K.: A symbolic model checking approach to verifying satellite onboard software. Sci. Comput. Program. 82, 44–55 (2014)CrossRefGoogle Scholar
  9. 9.
    Griggio, A., Roveri, M., Tonetta, S.: Certifying proofs for LTL model checking. In: Bjørner, N., Gurfinkel, A. (eds.) FMCAD 2018, pp. 1–9. IEEE (2018)Google Scholar
  10. 10.
    Bradley, A., Somenzi, F., Hassan, Z.: IIMC: incremental inductive model checker. http://www.github.com/mgudemann/iimc
  11. 11.
    Biere, A., Heljanko, K., Wieringa, S.: AIGER 1.9 and beyond. FMV Reports Series, Institute for Formal Models and Verification, Johannes Kepler University Linz, Austria, Technical report (2011)Google Scholar
  12. 12.
    Biere, A.: Lingeling, Plingeling, PicoSAT and PrecoSAT at SAT race 2010. FMV Reports Series, Institute for Formal Models and Verification, Johannes Kepler University Linz, Austria, Technical report (2010)Google Scholar
  13. 13.
    Wetzler, N., Heule, M.J.H., Hunt, W.A.: DRAT-trim: efficient checking and trimming using expressive clausal proofs. In: Sinz, C., Egly, U. (eds.) SAT 2014. LNCS, vol. 8561, pp. 422–429. Springer, Cham (2014).  https://doi.org/10.1007/978-3-319-09284-3_31CrossRefzbMATHGoogle Scholar
  14. 14.
    Biere, A., van Dijk, T., Heljanko, K.: Hardware model checking competition 2017. In: Stewart, D., Weissenbacher, G. (eds.) FMCAD, p. 9. IEEE (2017)Google Scholar
  15. 15.
    Vediramana Krishnan, H.G., Vizel, Y., Ganesh, V., Gurfinkel, A.: Interpolating strong induction. In: Dillig, I., Tasiran, S. (eds.) CAV 2019, Part II. LNCS, vol. 11562, pp. 367–385. Springer, Cham (2019).  https://doi.org/10.1007/978-3-030-25543-5_21CrossRefGoogle Scholar
  16. 16.
    Bjørner, N., Gurfinkel, A., McMillan, K., Rybalchenko, A.: Horn clause solvers for program verification. In: Beklemishev, L.D., Blass, A., Dershowitz, N., Finkbeiner, B., Schulte, W. (eds.) Fields of Logic and Computation II. LNCS, vol. 9300, pp. 24–51. Springer, Cham (2015).  https://doi.org/10.1007/978-3-319-23534-9_2CrossRefGoogle Scholar

Copyright information

© Springer Nature Switzerland AG 2019

Authors and Affiliations

  1. 1.Johannes Kepler University LinzLinzAustria
  2. 2.University of HelsinkiHelsinkiFinland

Personalised recommendations