Advertisement

Demonstrator Results

  • Thomas Owen JamesEmail author
Chapter
Part of the Springer Theses book series (Springer Theses)

Abstract

Hardware and emulation results of the track finder demonstrator are presented and compared. Simulated physics events with a pileup 200 proton-proton interactions per bunch crossing are used to measure the performance of the system. Relevant quantities such as tracking efficiency, purity, rate, and parameter resolution are discussed. The robustness of the track finding to detector defects and evolving requirements is discussed. The latency and the FPGA resource utilisation of the track finding chain are measured. These metrics are compared against alternative track finding solutions.

References

  1. 1.
    Ghabrous Larrea C et al (2015) IPbus: a flexible Ethernet-based control system for xTCA hardware. JINST 10:C02019.  https://doi.org/10.1088/1748-0221/10/02/C02019
  2. 2.
    CMS Collaboration (2017) The Phase-2 upgrade of the CMS tracker. Technical report CERN-LHCC-2017-009Google Scholar
  3. 3.
    CMS Collaboration (2017) The Phase-2 upgrade of the CMS L1 trigger interim technical design report. Technical report CERN-LHCC-2017-013Google Scholar
  4. 4.
    CMS Collaboration (2015) Technical proposal for the Phase-II upgrade of the CMS detector. Technical report CERN-LHCC-2015-010Google Scholar
  5. 5.
    Xilinx Inc (2011) LogiCORE IP ChipScope Pro Integrated Logic Analyzer (ILA) (v1.04a), DS299. https://www.xilinx.com/support/documentation/ip_documentation/chipscope_ila/v1_04_a/chipscope_ila.pdf
  6. 6.
    Xilinx Inc (2017) 7 series FPGAs data sheet: overview, product specification, DS180 (v2.5)Google Scholar
  7. 7.
    Xilinx Inc (2016) UltraRAM: breakthrough embedded memory integration on UltraScale+ Devices. White Paper: UltraScale+ Devices, Jun 2016, WP477 (v1.0). https://www.xilinx.com/support/documentation/white_papers/wp477-ultraram.pdf
  8. 8.
    ATLAS Collaboration (2013) ATLAS fast tracker technical design report, CERN-LHCC-2013-007Google Scholar
  9. 9.
    Annovi A et al (2017) AM06: the Associative Memory chip for the Fast TracKer in the upgraded ATLAS detector. JINST 12:C04014.  https://doi.org/10.1088/1748-0221/12/04/C04013
  10. 10.
    G. Fedi on behalf of the CMS collaboration, Associative Memory pattern matching for the L1 track trigger for the HL-LHC CMS, May 2016, EPJ Web of conferences, vol 127, p 00008.  https://doi.org/10.1051/epjconf/201612700008
  11. 11.
    Bartz E et al (2017) FPGA-based tracklet approach to level-1 track finding at CMS for the HL-LHC. In: Proceedings of connecting The Dots/intelligent trackers 2017, Orsay, France.  https://doi.org/10.1051/epjconf/201715000016
  12. 12.
    Hoff J et al (2013) Design for a L1 tracking trigger for CMS. JINST 8:C02004.  https://doi.org/10.1088/1748-0221/8/02/C02004

Copyright information

© Springer Nature Switzerland AG 2019

Authors and Affiliations

  1. 1.Department of PhysicsImperial College LondonLondonUK

Personalised recommendations