Implementation of the Standard Floating Point DWT Using IEEE 754 Floating Point MAC

  • R. Prakash RaoEmail author
  • P. Hara Gopal Mani
  • K. Ashok Kumar
  • B. Indira Priyadarshini
Conference paper
Part of the Lecture Notes on Data Engineering and Communications Technologies book series (LNDECT, volume 33)


This work concentrates mainly for the implementation of Standard DWT using IEEE 754 floating point format. Currently, in the signal processing, for audio purpose the fixed point DWT is used as audio CODEC [1]. The main bottleneck of the fixed point DWT or the traditional DWT is the speed because at the input of the fixed point DWT the over-sampled ADC which is the Sigma-Delta ADC is used. The Sigma-Delta ADC can’t give the speed more than 1 MHz because as the sampling rate increases, the step size decreases so that it takes more time to follow the analog signal which causes the limitation of the speed. Due to the speed limitation of ADC, the whole audio CODEC system which was designed by the fixed point DWT becomes slow even it has the capability to operate with a better speed. Hence, to optimize the system the FIR filters which are used to constitute the standard floating point DWT have been implemented in VLSI.


DWT IEEE 754 floating point Audio CODEC Sigma-Delta ADC 


  1. 1.
    Bishop, S.L., Rai, S., Gunturk, B., Trahan, J.L., Vaidyanathan, R.: Reconfigurable implementation of wavelet integer lifting transforms for image compression, 1-4244-0690-0/06/$20.00 ©2006 IEEEGoogle Scholar
  2. 2.
    Grzeszczak, A., Mandal, M.K., Panchanathan, S.: VLSI implementation of discrete wavelet transform. IEEE Trans. VLSI Syst. 4, 421–433 (1996)CrossRefGoogle Scholar
  3. 3.
    Rioul, O., Duhamel, P.: Fast algorithms for discrete and continuous wavelet transforms. IEEE Trans. Inf. Theory 38(2), 569–586 (1992)MathSciNetCrossRefGoogle Scholar
  4. 4.
    Mahmoud, M.I., Dessouky, M.I.M., Deyab, S., Elfouly, F.H.: Comparison between haar and Daubechies wavelet transformations on FPGA technology. In: Proceedings of World Academy Of ScienceGoogle Scholar
  5. 5.
    Vaidyanathan, P.P., Nguyen, T.Q., Doganata, Z., Saramaki, T.: Improved technique for design of perfect reconstruction FIR QMF banks with lossless polyphase matrices. IEEE Trans. Acoust. Speech Signal Process. 37, 1042–1056 (1989)CrossRefGoogle Scholar
  6. 6.
    Leong, M.H., A’ain, A.K.: Simple analogue active filter testing using digital modelling. In: 2003 Proceedings of Student Conference on Research and Development (SCOReD), Putrajaya, Malaysia (2003)Google Scholar
  7. 7.
    Kotteri, K.A., Bell, A.E., Carletta, J.E.: Polyphase Structures for Multiplierless Biorthogonal Filter Banks”, 0-7803-8484-9/04/$20.00 ©2004 IEEE, ICASSP (2004)Google Scholar
  8. 8.
    Malah, D., Crochiere, R.E., Cox, R.V.: Performance of transform and subband coding systems combined with harmonic scaling of speech. IEEE Trans. Acoust. Speech Signal Process. ASSP 29(2), 273–283 (1981)CrossRefGoogle Scholar
  9. 9.
    Barbedo, J.G.A., Lopes, A.: On the vectorization of fir filterbanks. EURASIP J. Adv. Signal Process, 10 pages (2007). Article ID 91741
  10. 10.
    Dempster, A.G., Murphy, N.P.: Efficient interpolators and filter banks using multiplier blocks. IEEE Trans. Signals Process. 48(1), 257–261 (2000)CrossRefGoogle Scholar
  11. 11.
    Schafer, R.W., Rabiner, L.R., Herrmann, O.: FIR Digital Filter banks for speech analysis. BEL Syst. Tech. J. 54(3), 531–544 (1975)CrossRefGoogle Scholar
  12. 12.
    Aswale, M.M., Patil, R.B.: VHDL implementation of multiplier less, high performance DWT filter bank. In: Proceedings of the World Congress on Engineering, WCE 2007, vol. I, 2–4 July 2007, London, U.K (2007)Google Scholar

Copyright information

© Springer Nature Switzerland AG 2020

Authors and Affiliations

  • R. Prakash Rao
    • 1
    Email author
  • P. Hara Gopal Mani
    • 1
  • K. Ashok Kumar
    • 1
  • B. Indira Priyadarshini
    • 1
  1. 1.Electronics and Communication EngineeringMatrusri Engineering CollegeHyderabadIndia

Personalised recommendations