Advertisement

A Resource Reduced Application-Specific FPGA Switch

  • Qian ZhaoEmail author
  • Yoshimasa Ohnishi
  • Masahiro Iida
  • Takaichi Yoshida
Conference paper
Part of the Lecture Notes in Computer Science book series (LNCS, volume 11444)

Abstract

Public cloud providers are employing more and more FPGAs as hardware accelerators in data centers. For large applications that requiring cooperation among multiple FPGAs, a network for connecting these accelerators is necessary. Most high-performance commercial switches are designed for general purpose networks, so that have high costs. On the other hand, FPGA-based programmable switches can be customized with minimum necessary functions, but the high-performance full-crossbar design requires too many resources to implement a many-port switch on them. In this work, based on the fact that network topologies of a specific type of applications commonly follow a particular pattern, we show a method of designing and implementing an application-specific switch with reduced resources on FPGAs. Our case studies show that such resource reduced switches can implement a high-performance network with low-cost commercial FPGAs.

References

  1. 1.
    Caulfield, A.M., et al.: A cloud-scale acceleration architecture. In: Proceedings of the 49th Annual IEEE/ACM International Symposium on Microarchitecture, October 2016Google Scholar
  2. 2.
    Tsurata, C., Kaneda, T., Nishikawa, N., Amano, H.: Accelerator-in-switch: a framework for tightly coupled switching hub and an accelerator with FPGA. In: Proceedings of International Conference on Field Programmable Logic and Applications, September 2017Google Scholar
  3. 3.
    Sheng, J.Y., Xiong, Q.Q., Yang, C., Herbordt, M.C.: Collective communication on FPGA clusters with static scheduling. ACM SIGARCH Comput. Archit. News 44(4), 2–7 (2016)CrossRefGoogle Scholar
  4. 4.
    Bosshart, P., et al.: P4: programming protocol-independent packet processors. ACM SIGCOMM Comput. Commun. 44(3), 87–95 (2014)CrossRefGoogle Scholar
  5. 5.
    Zilberman, N., Audzevich, Y., Covington, G.A., Moore, A.W.: NetFPGA SUME: toward 100 Gbps as research commodity. IEEE Micro 34(5), 32–41 (2014)CrossRefGoogle Scholar

Copyright information

© Springer Nature Switzerland AG 2019

Authors and Affiliations

  1. 1.Kyushu Institute of TechnologyIizuka-shiJapan
  2. 2.Kumamoto UniversityKumamotoJapan

Personalised recommendations